| поискавой системы для электроныых деталей |
|
PCF8545ATT датащи(PDF) 9 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8545ATT датащи(HTML) 9 Page - NXP Semiconductors |
|
9 / 50 page ![]() NXP Semiconductors PCA8561 Automotive 18 × 4 LCD segment driver 7.2.2.2 Multiplex drive mode MUX[1:0] sets the multiplex driving scheme and the associated backplane drive signals, which are active. For further details, see Section 8.2. 7.2.3 Command: Display_ctrl_2 Bit Symbol Value Description 7 to 3 - 00000 default value blink control 00[1] blinking off 01 blinking on, fblink = 0.5 Hz 10 blinking on, fblink = 1 Hz 2 to 1 BL[1:0] 11 blinking on, fblink = 2 Hz inversion mode selection 0[1] line inversion (driving scheme A) 0 INV 1 frame inversion (driving scheme B) Table 7. Display_ctrl_2 - display control command 2 register (address 03h) bit description [1] Default value. 7.2.3.1 Blinking The whole display blinks at frequencies selected by the blink control bits BL[1:0], see Table 7. The blink frequencies are derived from the clock frequency. During the blank-out phase of the blinking period, the display is turned off. If an external clock with frequency fclk(ext) is used, the blinking frequency is determined by Equation 1. For notation, see Section 8.2. (1) 7.2.3.2 Line inversion (driving scheme A) and frame inversion (driving scheme B) The waveforms used to drive LCD inherently produce a DC voltage across the display cell. The PCA8561 compensates for the DC voltage by inverting the waveforms on alternate frames or alternate lines. The choice of compensation method is determined with the INV bit. 7.3 Starting and resetting the PCA8561 If the internal Power-On Reset (POR) is enabled by connecting pin PORE to VDD, the chip resets automatically when VDD rises above the minimum supply voltage. No further action is required. If the internal POR is disabled by connecting pin PORE to VSS, the chip must be reset by driving the RST pin to logic 0 for at least 10 μs, see Figure 6. PCA8561 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 5 — 15 March 2021 9 / 50 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |