поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCF8553DTT/A датащи(PDF) 8 Page - NXP Semiconductors

номер детали PCF8553DTT/A
подробное описание детали  40 횞 4 LCD segment driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8553DTT/A датащи(HTML) 8 Page - NXP Semiconductors

Back Button PCF8553DTT/A Datasheet HTML 4Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 5Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 6Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 7Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 8Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 9Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 10Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 11Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 51 page
background image
NXP Semiconductors
PCF8553
40 × 4 LCD segment driver
Bit
Symbol
Value
Description
10
blinking on, fblink = 1 Hz
11
blinking on, fblink = 2 Hz
inversion mode selection
0[1]
line inversion (driving scheme A)
0
INV
1
frame inversion (driving scheme B)
Table 7. Display_ctrl_2 - display control command 2 register (address 03h) bit
description...continued
[1]
Default value.
7.2.3.1 Blinking
The whole display blinks at frequencies selected by the blink control bits BL[1:0], see
Table 7. The blink frequencies are derived from the clock frequency. During the blank-out
phase of the blinking period, the display is turned off.
If an external clock with frequency fclk(ext) is used, the blinking frequency is determined by
Equation 1. For notation, see Section 8.2.
(1)
7.2.3.2 Line inversion (driving scheme A) and frame inversion (driving scheme B)
The waveforms used to drive LCD inherently produce a DC voltage across the display
cell. The PCF8553 compensates for the DC voltage by inverting the waveforms on
alternate frames or alternate lines. The choice of compensation method is determined
with the INV bit.
7.3 Starting and resetting the PCF8553
If the internal Power-On Reset (POR) is enabled by connecting pin PORE to VDD, the
chip resets automatically when VDD rises above the minimum supply voltage. No further
action is required.
If the internal POR is disabled by connecting pin PORE to VSS, the chip must be reset
by driving the RST pin to logic 0 for at least 10 μs, see Figure 4. See also application
information in Section 15.
PCF8553
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 20 April 2021
8 / 51



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com