 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
PCF8553DTT/A датащи(PDF) 14 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8553DTT/A датащи(HTML) 14 Page - NXP Semiconductors |
|
|
14 / 51 page  NXP Semiconductors PCF8553 40 × 4 LCD segment driver HOST MICRO- CONTROLLER R ≤ tr 2Cb SDA SCL 40 segment drives 4 backplanes LCD PANEL (up to 160 elements) PCF8553 VDD VSS VSS aaa-011752 VLCD VLCD VDD CLK n.c. n.c. n.c. A1 A0 IFS PORE 100 nF 100 nF RST The resistance of the power lines must be kept to a minimum. A decoupling capacitor of at least 100 nF is recommended for the supplies. Figure 7. Typical system configuration using I2C-bus, internal power-on reset enabled The host microcontroller manages the 2-line I2C-bus communication channel with the PCF8553. The internal oscillator is used and the internal POR is enabled in the example. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are the reset, the power supplies (VDD, VSS, and VLCD) and the LCD panel chosen for the application. HOST MICRO- CONTROLLER SDIO SCL 40 segment drives 4 backplanes LCD PANEL (up to 160 elements) PCF8553 VDD VSS VSS aaa-011753 VLCD VLCD VDD CLK n.c. n.c. n.c. A1 A0 IFS PORE 100 nF 100 nF CE RST The resistance of the power lines must be kept to a minimum. A decoupling capacitor of at least 100 nF is recommended for the supplies. Figure 8. Typical system configuration using SPI-bus, internal power-on reset disabled The host microcontroller manages the 3-line SPI-bus communication channel with the PCF8553. The internal oscillator is enabled. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are reset, the power supplies (VDD, VSS, and VLCD) and the LCD panel chosen for the application. 8.1 LCD bias generator Fractional LCD biasing voltages are obtained from an internal voltage divider of three impedances connected between VLCD and VSS. These intermediate levels are tapped PCF8553 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 4 — 20 April 2021 14 / 51 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
