| поискавой системы для электроныых деталей |
|
DS90C241 датащи(PDF) 4 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DS90C241 датащи(HTML) 4 Page - National Semiconductor (TI) |
|
4 / 17 page ![]() Serializer Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Min Typ Max Units t LLHT LVDS Low-to-High Transition Time R L = 100 Ω, C L =10pFtoGND VODSEL = L (Figure 3) 0.6 ns t LHLT LVDS High-to-Low Transition Time 0.6 ns t DIS DIN (0:23) Setup to TCLK R L = 100 Ω, C L =10pFtoGND (Note 8) 5ns t DIH DIN (0:23) Hold from TCLK 5ns t HZD DOUT ± HIGH to TRI-STATE Delay R L = 100 Ω, C L =10pFtoGND (Note 4) (Figure 7) 5ns t LZD DOUT ± LOW to TRI-STATE Delay 5 ns t ZHD DOUT ± TRI-STATE to HIGH Delay 5 ns t ZLD DOUT ± TRI-STATE to LOW Delay 5 ns t PLD Serializer PLL Lock Time (Figure 8)R L = 100 Ω 10 ms t SD Serializer Delay (Figure 9)R L = 100 Ω VODSEL = L, TRFB = H 3.5T + 2.85 ns R L = 100 Ω VODSEL = L, TRFB = L 3.5T + 2.85 ns Deserializer Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Pin/Freq. Min Typ Max Units t RCP Receiver out Clock Period (Note 8) t RCP =tTCP RCLK 28.6 200 ns t RDC RCLK Duty Cycle RCLK 45 50 55 % t CLH CMOS/TTL Low-to-High Transition Time C L =8pF (lumped load) (Figure 4) ROUT [0:23], LOCK, RCLK 2.5 3.5 ns t CHL CMOS/TTL High-to-Low Transition Time 2.5 3.5 ns t ROS ROUT (0:7) Setup Data to RCLK (Group 1) (Figure 11) ROUT [0:7] (29/56)*t RCP (2/5)* t RCP ns t ROH ROUT (0:7) Hold Data to RCLK (Group 1) (Figure 11) (27/56)*t RCP (2/5)* t RCP ns t ROS ROUT (8:15) Setup Data to RCLK (Group 2) (Figure 11) ROUT [8:15], LOCK 0.5*t RCP (2/5)* t RCP ns t ROH ROUT (9:15) Hold Data to RCLK (Group 2) (Figure 11) 0.5*t RCP (2/5)* t RCP ns t ROS ROUT (16:23) Setup Data to RCLK (Group 3) (Figure 11) ROUT [16:23] (27/56)*t RCP (2/5)* t RCP ns t ROH ROUT (16:23) Hold Data to RCLK (Group 3) (Figure 11) (29/56)*t RCP (2/5)* t RCP ns t HZR HIGH to TRI-STATE Delay (Figure 12) ROUT [0:23], RCLK, LOCK 310 ns t LZR LOW to TRI-STATE Delay 3 10 ns t ZHR TRI-STATE to HIGH Delay 3 10 ns t ZLR TRI-STATE to LOW Delay 3 10 ns www.national.com 4 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |