ADPD105BCPZ datasheet(21/66 Pages) AD

21 / 66 page

Data Sheet

ADPD105/ADPD106/ADPD107

Rev. A | Page 21 of 66

Table 16. Time Slot Switch (Register 0x14)

Address

Bits

Name

Description

0x14

[11:8]

SLOTB_PD_SEL

Selects connection of photodiode for Time Slot B as shown in Figure 22, Figure 23,

and Figure 21.

0x0: inputs are floating in Time Slot B.

0x1: all PDx pins (PD1 to PD8) are connected during Time Slot B.

0x4: PD5 to PD8 are connected during Time Slot B.

0x5: PD1 to PD4 are connected during Time Slot B.

Other: reserved.

[7:4]

SLOTA_PD_SEL

Selects connection of photodiode for Time Slot A as shown in Figure 22, Figure 23,

and Figure 21.

0x0: inputs are floating in Time Slot A.

0x1: all PDx pins (PD1 to PD8) are connected during Time Slot A.

0x4: PD5 to PD8 are connected during Time Slot A.

0x5: PD1 to PD4 are connected during Time Slot A.

Other: reserved.

WLCSP Input Configurations

Up to two photodiodes can be connected to four channels of the

ADPD105 and ADPD107 WLCSP models. The ADPD106

accommodates a single photodiode that can be connected to

Channel 1 and Channel 2. The photodiode anodes are connected

to the PD1-2 and PD3-4 input pins; the photodiode cathodes are

connected to the cathode pin, PDC. The anodes are assigned in

two different configurations depending on the settings of

Figure 22 shows the configuration where each of the PD inputs

is connected to two channels. This configuration is the high

dynamic range mode used for large photodiode currents. Figure 23

shows the configuration where each of the inputs to the device

is connected to a single channel. This mode allows the user to

maximize SNR for situations where lower photodiode currents are

expected.

A switch sets which photodiode group is connected during Time

Slot A and Time Slot B. See Table 17 for the time slot switch

registers. It is important to leave any unused inputs floating for

proper operation of the devices. The photodiode inputs are

current inputs and, as such, these pins are also considered to be

voltage outputs. Tying these inputs to a voltage may saturate the

analog block.

Note that the ADPD106 only includes the options shown for the

PD1-2 input pin shown in Figure 22 and Figure 23.

CH1

PD1-2

PD3-4

INPUT CONFIGURATION FOR

CH2

CH3

CH4

Figure 22. PD1 to PD4 Connection

INPUT CONFIGURATION FOR

CH1

PD1-2

PD3-4

CH2

Figure 23. Current Summation—Two Photodiodes Summed into One Current

ADPD105BCPZ датащи(PDF) 21 Page - Analog Devices

ADPD105BCPZ датащи(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

датащи скачать

ссылки URL