поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RA4M1 датащи(PDF) 81 Page - Renesas Technology Corp

номер детали RA4M1
подробное описание детали  High efficiency 48-MHz Arm Cortex-M4 core, 256-KB code flash memory
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA4M1 датащи(HTML) 81 Page - Renesas Technology Corp

Back Button RA4M1 Datasheet HTML 77Page - Renesas Technology Corp RA4M1 Datasheet HTML 78Page - Renesas Technology Corp RA4M1 Datasheet HTML 79Page - Renesas Technology Corp RA4M1 Datasheet HTML 80Page - Renesas Technology Corp RA4M1 Datasheet HTML 81Page - Renesas Technology Corp RA4M1 Datasheet HTML 82Page - Renesas Technology Corp RA4M1 Datasheet HTML 83Page - Renesas Technology Corp RA4M1 Datasheet HTML 84Page - Renesas Technology Corp RA4M1 Datasheet HTML 85Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 130 page
background image
R01DS0355EJ0100 Rev.1.00
Page 81 of 130
Oct 8, 2019
RA4M1 Group
2. Electrical Characteristics
Note:
tIICcyc: IIC internal reference clock (IICφ) cycle, tPcyc: PCLKB cycle
Note 1.
The value in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.
Figure 2.59
IIC bus interface input/output timing
IIC
(Fast mode)
SCL input cycle time
tSCL
6 (12) × tIICcyc +
600
-ns
Figure 2.59
For all ports
except P408,
use
PmnPFS.DSC
R of middle
drive.
For port P408,
use
PmnPFS.DSC
R1/DSCR of
middle drive
for IIC fast-
mode.
SCL input high pulse width
tSCLH
3 (6) × tIICcyc +
300
-ns
SCL input low pulse width
tSCLL
3 (6) × tIICcyc +
300
-ns
SCL, SDA input rise time
tSr
-300
ns
SCL, SDA input fall time
tSf
-300
ns
SCL, SDA input spike pulse removal
time
tSP
0
1 (4) × tIICcyc
ns
SDA input bus free time
(When wakeup function is disabled)
tBUF
3 (6) × tIICcyc +
300
-ns
SDA input bus free time
(When wakeup function is enabled)
tBUF
3 (6) × tIICcyc +
4 × tPcyc + 300
-ns
START condition input hold time
(When wakeup function is disabled)
tSTAH
tIICcyc + 300
-
ns
START condition input hold time
(When wakeup function is enabled)
tSTAH
1(5) × tIICcyc +
tPcyc + 300
-ns
Repeated START condition input setup
time
tSTAS
300
-
ns
STOP condition input setup time
tSTOS
300
-
ns
Data input setup time
tSDAS
tIICcyc + 50
-
ns
Data input hold time
tSDAH
0-
ns
SCL, SDA capacitive load
Cb
-400
pF
Table 2.37
IIC timing (2 of 2)
Conditions: VCC = 2.7 to 5.5 V
Parameter
Symbol
Min*1
Max
Unit
Test
conditions
SDA0 to SDA1
SCL0 to SCL1
VIH
VIL
tSTAH
tSCLH
tSCLL
P*1
S*1
tSf
tSr
tSCL
tSDAH
tSDAS
tSTAS
tSP
tSTOS
P*1
tBUF
Sr*1
Note 1.
S, P, and Sr indicate the following conditions.
S: Start condition
P: Stop condition
Sr: Restart condition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com