поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AGLP030 датащи(PDF) 82 Page - Actel Corporation

номер детали AGLP030
подробное описание детали  IGLOO PLUS Low Power Flash FPGAs with Flash*Freeze Technology
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ACTEL [Actel Corporation]
домашняя страница  http://www.actel.com
Logo ACTEL - Actel Corporation

AGLP030 датащи(HTML) 82 Page - Actel Corporation

Back Button AGLP030 Datasheet HTML 78Page - Actel Corporation AGLP030 Datasheet HTML 79Page - Actel Corporation AGLP030 Datasheet HTML 80Page - Actel Corporation AGLP030 Datasheet HTML 81Page - Actel Corporation AGLP030 Datasheet HTML 82Page - Actel Corporation AGLP030 Datasheet HTML 83Page - Actel Corporation AGLP030 Datasheet HTML 84Page - Actel Corporation AGLP030 Datasheet HTML 85Page - Actel Corporation AGLP030 Datasheet HTML 86Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 128 page
background image
IGLOO PLUS DC and Switching Characteristics
2- 68
R e v i sio n 1 1
Timing Characteristics
1.5 V DC Core Voltage
Table 2-92 • RAM4K9
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Parameter
Description
Std. Units
tAS
Address setup time
0.69
ns
tAH
Address hold time
0.13
ns
tENS
REN_B, WEN_B setup time
0.68
ns
tENH
REN_B, WEN_B hold time
0.13
ns
tBKS
BLK_B setup time
1.37
ns
tBKH
BLK_B hold time
0.13
ns
tDS
Input data (DI) setup time
0.59
ns
tDH
Input data (DI) hold time
0.30
ns
tCKQ1
Clock High to new data valid on DO (output retained, WMODE = 0)
2.94
ns
Clock High to new data valid on DO (flow-through, WMODE = 1)
2.55
ns
tCKQ2
Clock High to new data valid on DO (pipelined)
1.51
ns
tC2CWWL
Address collision clk-to-clk delay for reliable write after write on same address – applicable
to closing edge
0.29
ns
tC2CRWH
Address collision clk-to-clk delay for reliable read access after write on same address –
applicable to opening edge
0.24
ns
tC2CWRH
Address collision clk-to-clk delay for reliable write access after read on same address –
applicable to opening edge
0.40
ns
tRSTBQ
RESET_B Low to data out Low on DO (flow-through)
1.72
ns
RESET_B Low to data out Low on DO (pipelined)
1.72
ns
tREMRSTB
RESET_B removal
0.51
ns
tRECRSTB
RESET_B recovery
2.68
ns
tMPWRSTB
RESET_B minimum pulse width
0.68
ns
tCYC
Clock cycle time
6.24
ns
FMAX
Maximum frequency
160
MHz
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com