поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM8S датащи(PDF) 184 Page - STMicroelectronics

номер детали STM8S
подробное описание детали  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S датащи(HTML) 184 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 180Page - STMicroelectronics STM8S Datasheet HTML 181Page - STMicroelectronics STM8S Datasheet HTML 182Page - STMicroelectronics STM8S Datasheet HTML 183Page - STMicroelectronics STM8S Datasheet HTML 184Page - STMicroelectronics STM8S Datasheet HTML 185Page - STMicroelectronics STM8S Datasheet HTML 186Page - STMicroelectronics STM8S Datasheet HTML 187Page - STMicroelectronics STM8S Datasheet HTML 188Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 467 page
background image
16-bit advanced control timer (TIM1)
RM0016
184/467
DocID14587 Rev 14
17.5.9
Clearing the OCiREF signal on an external event
The OCiREF signal of a given channel can be cleared when a high level is detected on
ETRF (if OCiCE =1 in the TIM1_CCMRi registers, one enable bit per channel). The OCiREF
signal remains low until the next UEV occurs. This function can be used in output compare
mode and PWM mode only. It does not work in forced mode.
The OCiREF signal can be connected to the output of a comparator and be used for current
handling by configuring the external trigger as follows:
1.
Switch off the external trigger prescaler by setting bits ETPS[1:0] in the TIM1_ETR
register to 00.
2.
Disable external clock mode 2 by setting the ECE bit in the TIM1_ETR register to 0
3.
Configure the external trigger polarity (ETP) and the external trigger filter (ETF) as
desired.
Refer to Figure 47: External trigger input block diagram.
Figure 79 shows the behavior of the OCiREF signal when the ETRF input becomes high, for
both values of the enable bits OCiCE. In this example, the timer is programmed in PWM
mode.
Figure 79. ETR activation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com