| поискавой системы для электроныых деталей |
|
82845GL датащи(PDF) 46 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82845GL датащи(HTML) 46 Page - Intel Corporation |
|
46 / 193 page ![]() Register Description 46 Intel® 82845G/82845GL/82845GV GMCH Datasheet To prepare for mapping of the configuration cycles on AGP/PCI_B, the initialization software will go through the following sequence: 1. Scan all devices residing on the PCI Bus #0 using Type 0 configuration accesses. 2. For every device residing at bus #0 which implements PCI-to-PCI bridge functionality, it will configure the secondary bus of the bridge with the appropriate number and scan further down the hierarchy. This process includes the configuration of the “virtual” PCI-to-PCI bridges within the GMCH used to map the AGP device’s address spaces in a software specific manner. Note: Although initial AGP platform implementations will not support hierarchical buses residing below AGP, this specification still must define this capability to support PCI-66 compatibility. Note also that future implementations of the AGP devices may support hierarchical PCI or AGP-like buses coming out of the root AGP device. 3.4 I/O Mapped Registers The GMCH contains two registers that reside in the processor I/O address space − the Configuration Address (CONFIG_ADDRESS) Register and the Configuration Data (CONFIG_DATA) Register. The Configuration Address Register enables/disables the configuration space and determines what portion of configuration space is visible through the Configuration Data window. 3.4.1 CONFIG_ADDRESS—Configuration Address Register I/O Address: 0CF8h Accessed as a DWord Default Value: 00000000h Access: R/W Size: 32 bits CONFIG_ADDRESS is a 32-bit register that can be accessed only as a DWord. A Byte or Word reference will “pass through” the Configuration Address Register and hub interface onto the PCI_A bus as an I/O cycle. The CONFIG_ADDRESS register contains the Bus Number, Device Number, Function Number, and Register Number for which a subsequent configuration access is intended. Figure 3-3. Configuration Mechanism Type 1 Configuration Address to PCI Address Mapping Reg. Index Reg. Index PCI Address AD[31:0] 16 15 11 7 0 31 16 15 8 7 0 CONFIG_ADDRESS X X 0 1 1 2 2 1 11 10 Device Number Function Number 8 10 Bus Number 23 31 30 24 Reserved 1 Function Number Device Number Bus Number 23 24 0 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |