| поискавой системы для электроныых деталей |
|
82845GL датащи(PDF) 14 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82845GL датащи(HTML) 14 Page - Intel Corporation |
|
14 / 193 page ![]() Introduction 14 Intel® 82845G/82845GL/82845GV GMCH Datasheet 1.2 Related Documents NOTE: For additional related documents, refer to the Intel® Pentium® 4 Processor in 478-Pin Package and Intel® 845G/845GL/845GV Chipset Platform Design Guide. Graphics Core The internal graphics related logic in the GMCH. Also known as the Integrated Graphics Device (IGD). HI Hub Interface. The proprietary hub interconnect that ties the GMCH to the ICH4. In this document HI cycles originating from or destined for the primary PCI interface on the ICH4 are generally referred to as HI/PCI or simply HI cycles. Host This term is used synonymously with processor or CPU. Intel® ICH4 Fourth generation I/O Controller Hub component. IGD Integrated Graphics Device. Graphics device integrated into the GMCH. LVTTL Low Voltage TTL 3.3 V (SDR). Primary PCI The physical PCI bus that is driven directly by the ICH4 component. Communication between the PCI and the GMCH occurs over the hub interface. Note that even though the Primary PCI bus is referred to as PCI, it is not PCI Bus #0 from a configuration standpoint. PSB Processor System Bus. This is the bus between the GMCH and processor (also referred to as the Host, FSB, or processor bus). Scalable Bus Processor-to-GMCH interface. The Compatible Mode of the Scalable Bus is the P6 bus. The Enhanced Mode of the Scalable Bus is the P6 Bus plus enhancements primarily consisting of source synchronous transfers for address and data, and PSB interrupt delivery. The Intel® Pentium 4 processor implements a subset of Enhanced Mode. SDR Single Data Rate SDRAM. SDRAM Synchronous Dynamic Random Access Memory. Secondary PCI The physical PCI interface that is a subset of the AGP bus driven directly by the GMCH. It supports a subset of 32-bit, 66 MHz PCI Local Bus Specification, Revision 2.1-compliant components, but only at 1.5 V (not 3.3 V or 5 V). SSTL_2 Stub Series Terminated Logic for 2.5 V (DDR). Document Document Number/ Location Intel® Pentium® 4 Processor in 478-Pin Package and Intel® 845G/845GL/ 82845GV Chipset Platform Design Guide 298654 Intel® 845G/845GL/845GV Chipset Thermal Design Guide 298655 Intel® 82801DB I/O Controller Hub 4 (ICH4) Datasheet 290744 Intel® Pentium® 4 Processor in the 478-Pin Package Datasheet 249887 JEDEC Double Data Rate (DDR) SDRAM Specification www.jedec.org Intel® PC SDRAM Specification http://developer.intel.com/ technology/memory/pcsdram/ spec/index.htm Accelerated Graphics Port Interface Specification, Revision 2.0 http://www.intel.com/technology/ agp/agp_index.htm Digital Visual Interface (DVI) Specification, Revision 1.0 Term Description |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |