CS42436 datasheet(20/66 Pages) CIRRUS

20 / 66 page

DS647PP2

Notes: 10. Guaranteed by design. The DC current draw represents the allowed current draw from the AOUT pin

due to typical leakage through the electrolytic DC blocking capacitors.

11. One-half LSB of triangular PDF dither is added to data.

12. Guaranteed by design. See Figure 3. RL and CL reflect the recommended minimum resistance and

maximum capacitance required for the internal op-amp's stability and signal integrity. In this circuit

topology, CL will effectively move the dominant pole of the two-pole amp in the output stage. Increasing

this value beyond the recommended 100 pF can cause the internal op-amp to become unstable. See

Appendix A for a recommended output filter.

All Speed Modes

Interchannel Isolation

(1 kHz)

100

Analog Output

Full Scale Output

1.210•VA

1.300•VA

1.392•VA 0.605•VA 0.650•VA 0.696•VA

Vpp

Interchannel Gain Mismatch

0.1

0.25

0.1

0.25

Gain Drift

±100

ppm/°C

Output Impedance

100

Ω

DC Current draw from an AOUT pin

(Note 10)

µA

AC-Load Resistance (RL)

(Note 12)

Ω

Load Capacitance (CL)

(Note 12)

100

2.5

510

Safe Operating

Region

Resistive Load -- R

Ω )

125

AOUTxx

3.3 µF

Analog

Output

DAC1-3

AGND

Figure 3. Output Test Load

Figure 4. Maximum Loading

CS42436 датащи(PDF) 20 Page - Cirrus Logic

CS42436 датащи(HTML) 20 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

датащи скачать

ссылки URL