поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS42428 датащи(PDF) 38 Page - Cirrus Logic

номер детали CS42428
подробное описание детали  114 dB, 192kHz 8-Ch CODEC WITH PLL
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42428 датащи(HTML) 38 Page - Cirrus Logic

Back Button CS42428 Datasheet HTML 34Page - Cirrus Logic CS42428 Datasheet HTML 35Page - Cirrus Logic CS42428 Datasheet HTML 36Page - Cirrus Logic CS42428 Datasheet HTML 37Page - Cirrus Logic CS42428 Datasheet HTML 38Page - Cirrus Logic CS42428 Datasheet HTML 39Page - Cirrus Logic CS42428 Datasheet HTML 40Page - Cirrus Logic CS42428 Datasheet HTML 41Page - Cirrus Logic CS42428 Datasheet HTML 42Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 67 page
background image
CS42428
38
5.7.2
OMCK FREQUENCY (OMCK FREQX)
Default = 00
Function:
Sets the appropriate frequency for the supplied OMCK.
5.7.3
PLL LOCK TO LRCK (PLL_LRCK)
Default = 0
0 - Disabled
1 - Enabled
Function:
When enabled, the internal PLL of the CS42428 will lock to the LRCK of the ADC serial port
(ADC_LRCK) while the ADC_SP is in slave mode.
5.7.4
MASTER CLOCK SOURCE SELECT (SW_CTRLX)
Default = 01
Function:
These two bits, along with the UNLOCK bit in register “Interrupt Status (address 20h) (Read Only)”
on page 46, determine the master clock source for the CS42428. When SW_CTRL1 and SW_CTRL0
are set to '00'b, selecting the output of the PLL as the internal clock source, and the PLL becomes
unlocked, then RMCK will equal OMCK, but all internal and serial port timings are not valid.
5.7.5
FORCE PLL LOCK (FRC_PLL_LK)
Default = 0
Function:
This bit is used to enable the PLL to lock to the ADC_LRCK with the absence of a clock signal on
OMCK. When set to a ‘1’b, the auto-detect sample frequency feature will be disabled. The OM-
CK/PLL_CLK Ratio (address 07h) (Read Only) register contents are not valid and the PLL_CLK[2:0]
bits will be set to ‘111’b. Use the DE-EMPH[1:0] bits to properly apply de-emphasis filtering.
OMCK Freq1 OMCK Freq0 Description
00
11.2896 MHz or 12.2880 MHz
01
16.9344 MHz or 18.4320 MHz
10
22.5792 MHz or 24.5760 MHz
11
Reserved
Table 11. OMCK Frequency Settings
SW_CTRL1 SW_CTRL0
UNLOCK
Description
00
X
Manual setting, MCLK sourced from
PLL.
01
X
Manual setting, MCLK sourced from OMCK.
10
0
1
Hold, keep same MCLK source.
Auto switch, MCLK sourced from OMCK.
11
0
1
Auto switch, MCLK sourced from PLL.
Auto switch, MCLK sourced from OMCK.
Table 12. Master Clock Source Select



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com