поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS42428 датащи(PDF) 34 Page - Cirrus Logic

номер детали CS42428
подробное описание детали  114 dB, 192kHz 8-Ch CODEC WITH PLL
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42428 датащи(HTML) 34 Page - Cirrus Logic

Back Button CS42428 Datasheet HTML 30Page - Cirrus Logic CS42428 Datasheet HTML 31Page - Cirrus Logic CS42428 Datasheet HTML 32Page - Cirrus Logic CS42428 Datasheet HTML 33Page - Cirrus Logic CS42428 Datasheet HTML 34Page - Cirrus Logic CS42428 Datasheet HTML 35Page - Cirrus Logic CS42428 Datasheet HTML 36Page - Cirrus Logic CS42428 Datasheet HTML 37Page - Cirrus Logic CS42428 Datasheet HTML 38Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 67 page
background image
CS42428
34
5.4.2
ADC FUNCTIONAL MODE (ADC_FMX)
Default = 00
00 - Single-Speed Mode (4 to 50 kHz sample rates)
01 - Double-Speed Mode (50 to 100 kHz sample rates)
10 - Quad-Speed Mode (100 to 192 kHz sample rates)
11 - Reserved
Function:
Selects the required range of sample rates for the ADC serial port(ADC_SP). These bits must be set
to the corresponding sample rate range when the ADC_SP is in Master or Slave mode.
5.4.3
ADC CLOCK SOURCE SELECT (ADC_CLK SEL)
Default = 0
0 - ADC_SDOUT clocked from the DAC_SP.
1 - ADC_SDOUT clocked from the ADC_SP.
Function:
Selects the desired clocks for the ADC serial output.
5.4.4
DAC DE-EMPHASIS CONTROL (DAC_DEM)
Default = 0
Function:
Enables the digital filter to maintain the standard 15
µs/50 µs digital de-emphasis filter response at
the auto-detected sample rate of either 32, 44.1, or 48 kHz. De-emphasis will not be enabled, regard-
less of this register setting, at any other sample rate. If the FRC_PLL_LK bit is set to a ‘1’b, then the
auto-detect sample rate feature is disabled. To apply the correct de-emphasis filter, use the DE-
EMPH bits in the Interrupt Control (address 1Eh) register to set the appropriate sample rate.
5.5
Interface Formats (address 04h)
5.5.1
DIGITAL INTERFACE FORMAT (DIFX)
Default = 01
Function:
These bits select the digital interface format used for the ADC & DAC Serial Port when not in one_line
mode. The required relationship between the Left/Right clock, serial clock and serial data is defined by
the Digital Interface Format and the options are detailed in Figures 7 - 9.
DAC_DEM
reg03h[1]
FRC_PLL_LK
reg06h[0]
DE-EMPH[1:0]
reg1Eh[5:4]
De-Emphasis
Mode
0
X
XX
No De-Emphasis
1
0
XX
Auto-Detect Fs
11
00
01
10
11
Reserved
32 kHz
44.1 kHz
48 kHz
Table 6. DAC De-Emphasis
76543
210
DIF1
DIF0
ADC_OL1
ADC_OL0
DAC_OL1
DAC_OL0
Reserved
CODEC_RJ16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com