| поискавой системы для электроныых деталей |
|
LM2696MXAX датащи(PDF) 15 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LM2696MXAX датащи(HTML) 15 Page - National Semiconductor (TI) |
|
15 / 19 page ![]() Application Information (Continued) LINE REGULATION The LM2696 regulates to the lowest point of the output voltage (V L in Figure 8 ). This is to say that the output voltage may be represented by a waveform that is some average voltage with ripple. The LM2696 will regulate to the trough of the ripple. The output voltage is given by the following relationship: as discussed in the Feedback Resistor section of this docu- ment. TRANSIENT RESPONSE Constant on-time architectures have inherently excellent transient line and load response. This is because the control loop is extremely fast. Any change in the line or load condi- tions will result in a nearly instantaneous response in the PWM off time. If one considers the switcher response to be nearly cycle- by-cycle, and amount of energy contained in a single PWM pulse, there will be very little change in the output for a given change in the line or load. EFFICIENCY The constant on-time architecture features high efficiency even at light loads. The ability to achieve high efficiency at light loads is due to the fact that the off-time will become necessarily long at light loads. Having extended the off-time, there is little mechanism for loss during this interval. The efficiency is easily estimated using the following rela- tionships: Power loss due to FET: P FET =PC +PGC +PSW Where: P C =D • (IOUT 2 • R DS_ON) P GC =AVIN +VGS • QGS • fSW P SW = 0.5 • VIN ·IOUT • (tr +tf) • fSW Typical values are: R DS_ON = 130 m Ω V GS =4V Q GS = 13.3 nC t r = 3.8 ns t f = 4.5 ns Power loss due to catch diode: P D = (1-D) • (IOUT • Vf) Power loss due to DCR and ESR: P DCR =IOUT 2 • R DCR P ESR_OUTPUT =IRIPPLE 2/ √12 • R ESR_OUTPUT P ESR_INPUT =IOUT 2(D(1-D)) • R ESR_INPUT Power loss due to Controller: P CONT =VIN • IQ I Q is typically 1.3 mA The efficiency may be calculated as shown below: Total power loss = P FET +PD +PDCR +PESR_OUTPUT + P ESR_INPUT +PCONT Power Out = I OUT • VOUT 20153446 FIGURE 7. Parasitic Tank Circuit at the Switchpin 20153447 FIGURE 8. Average Output Voltage and Regulation Point www.national.com 15 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |