поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

GMS77C1001 датащи(PDF) 20 Page - Hynix Semiconductor

номер детали GMS77C1001
подробное описание детали  8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  HYNIX [Hynix Semiconductor]
домашняя страница  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS77C1001 датащи(HTML) 20 Page - Hynix Semiconductor

Back Button GMS77C1001 Datasheet HTML 16Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 17Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 18Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 19Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 20Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 21Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 22Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 23Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 24Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 44 page
background image
GMS77C1000/GMS77C1001
July. 2001 Ver. 1.1
17
8. ARCHITECTURE
8.1 CPU Architecture
The GMS700 core is a RISC-based CPU and uses a modi-
fied Harvard architecture. This architecture uses two sepa-
rate memories with separate address buses, one for the
program memory and the other for the data memory. This
architecture adapts 33 single word instructions that are 12-
bit wide instruction and has an internal 2-stage pipeline
(fetch and execute), which results in execution of one in-
struction per single cycle(200ns @ 20MHz) except for pro-
gram branches.
The GMS77C100X can address 1K x 12 Bits program
memory and 25 Bytes data memory. And it can directly or
indirectly address data memory.
The GMS700 core has three special function registers -
PC, STATUS and FSR - in data memory map and has ATU
(Address Translation Unit) to provide address for data
memory and has an 8-bit general purpose ALU and work-
ing register(W) as an accumulator. The W register consists
of 8-bit register and it can not be an addressed register.
FIGURE 8-1 GMS700 CPU BLOCK DIAGRAM
Instruction
Decode
&
Control
Unit
STATUS
FSR
W
ALU
Instruction
Program Memory Address
Immediate Data
Data Bus
Data Memory Bus
Indirect Address
Address Translation
Unit
PC with 2-level Stack
Control
Signals
ALU
Status



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com