AD9543BCPZ datasheet(44/66 Pages) AD

44 / 66 page

AD9543

Data Sheet

Rev. 0 | Page 44 of 66

CONTROL FUNCTIONALITY

Configuring an Mx pin as a control pin gives the user control of

the specific internal device functions via an external hardware

logic signal. Each Mx pin has a corresponding Mx function register.

To assign an Mx pin as a control pin, write a Logic 0 to the

Mx output enable bit in the corresponding Mx function register.

To assign an Mx control pin to a specific function, program the

appropriate 7-bit code (see Table 31) to Bits[D6:D0] of the

corresponding Mx function register. See the Interrupt Request

(IRQ) section for details regarding IRQ functionality.

When configured as an Mx control pin, the logical level applied

to the Mx pin translates to the selected device function. It is also

possible to assign multiple Mx control pins to the same control

function with the multiple pins implementing a Boolean expres-

sion. The Boolean operation associated with an Mx control pin

depends on a 2-bit code per Table 30. The 2-bit codes reside in

constitute the Mx receiver/driver bit fields. Note that the Mx

receiver/driver bit fields perform a different function when the

Mx pin is a status pin (see the Status Functionality section).

Table 30. Mx Receiver/Driver Bit Field Codes for Mx Control

Pins

Code

Boolean

Description

AND

Logical AND the associated Mx control pin

with the other Mx control pins assigned to

the same control function.

NOT AND

Invert the logical state of the associated Mx

control pin and AND it with the other Mx

control pins assigned to the same control

function.

Logical OR the associated Mx control pin with

the other Mx control pins assigned to the

same control function.

NOT OR

Invert the logical state of the associated Mx

control pin and OR it with the other Mx control

pins assigned to the same control function.

The Boolean functionality of aggregated Mx control pins

follows a hierarchy whereby logical OR operations occur before

logical AND operations. The OR and NOT OR operations are

collectively grouped into a single result. A logical AND is then

performed using that result and the remaining AND and NOT

AND operations.

Consider a case where M0, M2, M3, and M6 are all assigned to

the input/output update control function; that is, Bits[D6:D0] in

addition, M0 is assigned for AND operation, M2 for NOT OR

operation, M3 for NOT AND operation, and M6 for OR operation

(that is, the 2-bit codes in Register 0x0100 and Register 0x0101

according to Table 30). With these settings, the input/output

update function behaves according the following Boolean equation:

Input/output update = (!M2 || M6) && M0 && !M3

where:

! is logical NOT. Therefore, an input/output update occurs when

M0 is Logic 1 and M3 is Logic 0, and either M2 is Logic 0 or M6

is Logic 1.

&& is logical AND.

|| is logical OR.

When an Mx control pin acts on a control function individually

(rather than as part of a group, per the previous example), the

Boolean functionality of the codes in Table 30 reduces to two

possibilities. Namely, Code 00 and Code 10 specify a Boolean

true (the Mx pin logic state applies to the corresponding control

function directly), whereas Code 01 and Code 11 specify a

Boolean false (the Mx pin logic state applies to the corresponding

control function with a logical inversion).

Regarding the source and destination proxy columns in Table 31,

the &&, || and ! symbols denote the Boolean AND, OR, and

NOT operations, respectively.

Table 31. Mx Pin Status and Control Codes

Bits[D6:D0]

(Hex)

Control Function

Destination Proxy

Status Function

Source Proxy (or Description)

0x00

No operation (NOOP)

Not applicable

Logic 0, static

Not applicable

0x01

IO_UPDATE

Logic 1, static

Not applicable

0x02

Device power down

Digital core clock

Not applicable

0x03

Clear watchdog timer

Watchdog timer timeout

Not applicable

0x04

Sync all

SYSCLK calibration in progress

0x05

Unassigned

Not applicable

SYSCLK lock detect

0x06

Unassigned

Not applicable

SYSCLK stable

0x07

Unassigned

Not applicable

Channel 0 and Channel 1 PLLs

locked

0x08

Unassigned

Not applicable

PLL0 locked

0x09

Unassigned

Not applicable

PLL1 locked

0x0A

Unassigned

Not applicable

EEPROM save in progress

0x0B

Unassigned

Not applicable

EEPROM load in progress

AD9543BCPZ датащи(PDF) 44 Page - Analog Devices

AD9543BCPZ датащи(HTML) 44 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

датащи скачать

ссылки URL