ADV7481WBBCZ datasheet(3/22 Pages) AD

3 / 22 page

Data Sheet

ADV7481

GENERAL DESCRIPTION

The ADV7481 is an integrated video decoder and combined

HDMI®/MHL® receiver. It is targeted at connectivity enabled

head units requiring a wired, uncompressed digital audio/video

link from smartphones and other consumer electronics devices

to support streaming and integration of cloud-based

multimedia content and applications into an automotive

infotainment system.

The ADV7481 MHL 2.1 capable receiver supports a maximum

pixel clock frequency of 75 MHz, allowing resolutions up to

720p/1080i at 60 Hz in 24-bit mode. The ADV7481 features a

link control bus (CBUS) that handles the link layer, translation

layer, CBUS electrical discovery, and display data channel

(DDC) commands. The implementation of the MHL sideband

channel (MSC) commands by the system processor can be

handled either by the I2C bus, or via a dedicated serial

peripheral interface (SPI) bus. A dedicated interrupt pin

(INTRQ3) is available to indicate that events related to CBUS

have occurred.

The ADV7481 also features an enable pin (VBUS_EN) to

dynamically enable or disable the output of a voltage regulator,

which provides a 5 V voltage bus (VBUS) signal to the MHL

source.

The ADV7481 HDMI capable receiver supports a maximum

pixel clock frequency of 162 MHz, allowing HDTV formats up

to 1080p, and display resolutions up to UXGA (1600 × 1200 at

60 Hz). The device integrates a consumer electronics control

(CEC) controller that supports the capability discovery and

control (CDC) feature. The HDMI input port has dedicated 5 V

detect and Hot Plug™ assert pins.

The HDMI/MHL receiver includes an adaptive transition

minimized differential signaling (TMDS) equalizer that ensures

robust operation of the interface with long cables.

The ADV7481 single receiver port is capable of accepting both

HDMI and MHL electrical signals. Automatic detection

between HDMI and MHL is achieved by using cable impedance

detection through the CD_SENSE pin.

The ADV7481 contains a component processor (CP) that

processes the video signals from the HDMI/MHL receiver. It

provides features such as contrast, brightness, and saturation

adjustments, as well as free run and timing adjustment controls

for HS/VS/DE timing.

The ADV7481 analog front end (AFE) comprises a single high

speed, 10-bit analog-to-digital converter (ADC) that digitizes

the analog video signal before applying it to the SDP.

The eight analog video inputs can accept single-ended, pseudo

differential, and fully differential composite video signals, as

well as S-Video and YPbPr video signals, supporting a wide

range of consumer and automotive video sources.

Short to battery (STB) events can be detected on differential

input video signals. STB protection is provided by ac coupling

the input video signals. The ADV7481, in combination with an

external resistor divider, provides a common-mode input range

of 4 V, enabling the removal of large signal common-mode

transients present on the video lines.

The automatic gain control (AGC) and clamp restore circuitry

allow an input video signal up to 1.0 V p-p at the analog video

input pins of the ADV7481. Alternatively, the AGC and clamp

restore circuitry can be bypassed for manual settings.

The SDP of the ADV7481 is capable of decoding a large

selection of analog baseband video signals in composite,

S-Video, and component formats. The SDP supports world-

wide NTSC, PAL, and SECAM standards.

The ADV7481 features an 8-bit digital input/output port,

supporting input and output video resolutions up to 720p/1080i

in both the 8-bit interleaved 4:2:2 SDR and DDR modes.

To enable glueless interfacing of these video input sources to the

latest generation of infotainment system on chips (SoCs), the

ADV7481 features two MIPI® CSI-2 transmitters. The four-lane

transmitter provides four data lanes, two data lanes, and one

data lane muxing options, and can be used to output video from

the HDMI receiver, the MHL receiver, the SDP, and the digital

input port. The single-lane transmitter can be used to output

video from the SDP only.

The ADV7481 offers a flexible audio output port for audio data

extracted from the MHL or HDMI streams. The HDMI/MHL

receiver has advanced audio functionality, such as a mute

controller that prevents audible extraneous noise in the audio

output. Additionally, the ADV7481 can be set to output time

division multiplexing (TDM) serial audio, which allows the

transmission of eight multiplexed serial audio channels on a

single audio output interface port.

The ADV7481 is programmed via a 2-wire, serial, bidirectional

port (I2C compatible).

Fabricated in an advanced CMOS process, the ADV7481 is

available in a 9 mm × 9 mm, RoHS-compliant, 100-ball

CSP_BGA package and is specified over the −40°C to +85°C

temperature range.

The ADV7481 is offered in automotive and industrial versions.

Rev. 0 | Page 3 of 22

ADV7481WBBCZ датащи(PDF) 3 Page - Analog Devices

ADV7481WBBCZ датащи(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

датащи скачать

ссылки URL