PC87383 datasheet(36/77 Pages) NSC

36 / 77 page

3.0 Device Architecture and Configuration (Continued)

www.national.com

Revision 1.1

3.11 GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION

3.11.1 General Description

The GPIO functional block includes 21 pins,arranged in three 8-bit ports (ports 0, 1 and 2):

Port 0 contains eight GPIOE pins (i.e., GPIO pins with event detection).

Port 1 contains six GPIOE pins and two GPO pins.

Port 2 contains three GPIO pins (i.e., GPIO pins without event detection).

All pins in port 0 and 1 have full event detection capability, enabling them to trigger the assertion of IRQ signals. Pins in port

2 do not have event detection capability. The runtime registers associated with the three ports are arranged in the GPIO

address space as shown in Table 19. The GPIO base address is 16-byte aligned. Address bits 3-0 are used to indicate the

Table 19. Runtime Registers in GPIO Address Space

3.11.2 Implementation

The standard GPIO port with event detection capability (such as port 0, and port 1 bits 0, 1, 4, 5, 6, and 7) has four runtime

registers. Each pin is associated with a GPIO Pin Configuration register that includes seven configuration bits. Port 2 is a

non-standard port that does not support event detection, and therefore differs from the generic model as follows:

It has two runtime registers for basic functionality: GPDO2 and GPDI2. Event detection registers GPEVEN2 and

GPEVST2 are not available.

Only bits 3-0 are implemented in the GPIO Pin Conﬁguration register of port 2. Bits 6-4, associated with the event

detection functionality, are reserved.

Offset

Mnemonic

Port

Type

00h

GPDO0

GPIO Data Out 0

R/W

01h

GPDI0

GPIO Data In 0

02h

GPEVEN0 GPIO Event Enable 0

R/W

03h

GPEVST0 GPIO Event Status 0

R/W1C

04h

GPDO1

GPIO Data Out 1

R/W

05h

GPDI1

GPIO Data In 1

06h

GPEVEN1 GPIO Event Enable 1

R/W

07h

GPEVST1 GPIO Event Status 1

R/W1C

08h

GPDO2

Data Out 2

R/W

09h

GPDI2

Data In 2

PC87383 датащи(PDF) 36 Page - National Semiconductor (TI)

PC87383 датащи(HTML) 36 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

датащи скачать

ссылки URL