поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ACT8846 датащи(PDF) 41 Page - Active-Semi, Inc

номер детали ACT8846
подробное описание детали  Advanced PMU for Multi-core Application Processors
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ACTIVE-SEMI [Active-Semi, Inc]
домашняя страница  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT8846 датащи(HTML) 41 Page - Active-Semi, Inc

Back Button ACT8846 Datasheet HTML 36Page - Active-Semi, Inc ACT8846 Datasheet HTML 37Page - Active-Semi, Inc ACT8846 Datasheet HTML 38Page - Active-Semi, Inc ACT8846 Datasheet HTML 39Page - Active-Semi, Inc ACT8846 Datasheet HTML 40Page - Active-Semi, Inc ACT8846 Datasheet HTML 41Page - Active-Semi, Inc ACT8846 Datasheet HTML 42Page - Active-Semi, Inc ACT8846 Datasheet HTML 43Page - Active-Semi, Inc ACT8846 Datasheet HTML 44Page - Active-Semi, Inc  
Zoom Inzoom in Zoom Outzoom out
 41 / 44 page
background image
ACT8846
Rev 7.0 06-Dec-2017
Innovative PowerTM
-
41 -
www.active-semi.com
Copyright © 2016-2017 Active-Semi, Inc.
ActivePMUTM is a trademark of Active-Semi.
I2CTM is a trademark of NXP.
CMI 107: ACT8846QM107
CMI107 is optimized to power the Cortex A7 processor.
Sequencing
Rail
VSET0
Voltage
(V)
VSET1
Volt-
age (V)
Sequencing
Input Trigger
StartUp
Delay
(us)
Soft-
Start
(us)
OUT1
1.8
1.8
OUT7
0
400
OUT2
0.9
0.9
GPIO1
500
400
OUT3
1.2
1.2
OUT11
500
400
OUT4
3.0
3.0
I2C
0
400
OUT5
3.3
n/a
I2C
0
140
OUT6
1.8
n/a
I2C
0
140
OUT7
1.8
n/a
OUT2
500
140
OUT8
3.3
n/a
OUT3
500
140
OUT9
3.3
n/a
OUT8
1000
140
OUT10
3.3
n/a
OUT8
500
100
OUT11
2.5
n/a
OUT1
500
100
OUT12
3.3
n/a
I2C
0
100
OUT13
1.8
n/a
Always On
0
100
Hardware Configuration
PWRHLD and PWREN must be connected together in CMI 107.
GPIO1 must be directly connected to OUT13 in CMI 107.
Startup
The ACT8846QM107-T has two startup sequences. The first is pushbutton startup. Asserting nPBIN low
starts the startup sequence. nPBIN must stay low until after PWRHLD and PWREN are asserted high by
an external source, usually a uP. If nPBIN goes high before PWRHLD goes high, the IC shuts down all
outputs. The second startup sequence is with the PWREN and PWRHLD pins. After input power is ap-
plied, asserting PWREN high starts the startup sequence. Note that nPBIN should stay high in this appli-
cation. In both startup conditions, OUT4/5/6/12 are off by default, but can be enabled via I2C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com