поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ACT8846 датащи(PDF) 35 Page - Active-Semi, Inc

номер детали ACT8846
подробное описание детали  Advanced PMU for Multi-core Application Processors
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ACTIVE-SEMI [Active-Semi, Inc]
домашняя страница  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT8846 датащи(HTML) 35 Page - Active-Semi, Inc

Back Button ACT8846 Datasheet HTML 31Page - Active-Semi, Inc ACT8846 Datasheet HTML 32Page - Active-Semi, Inc ACT8846 Datasheet HTML 33Page - Active-Semi, Inc ACT8846 Datasheet HTML 34Page - Active-Semi, Inc ACT8846 Datasheet HTML 35Page - Active-Semi, Inc ACT8846 Datasheet HTML 36Page - Active-Semi, Inc ACT8846 Datasheet HTML 37Page - Active-Semi, Inc ACT8846 Datasheet HTML 38Page - Active-Semi, Inc ACT8846 Datasheet HTML 39Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 44 page
background image
ACT8846
Rev 7.0 06-Dec-2017
Innovative PowerTM
-
35 -
www.active-semi.com
Copyright © 2016-2017 Active-Semi, Inc.
ActivePMUTM is a trademark of Active-Semi.
I2CTM is a trademark of NXP.
Figure 4 shows the feedback network necessary to
set the output voltage for REG1 when using the
adjustable output voltage option. Connect the FB1
pin to the output directly to regulate the output
voltage at 1.2V. Select components as follows: Set
RFB2 = 51kΩ, then
calculate RFB1 using the
following equation:
where VFB1 is 1.2V. Finally choose CFF using the
following equation:
By default, REG2, REG3 and REG4 power up and
regulate to their default output voltages. For REG2,
REG3 and REG4, the output voltage is selectable by
setting corresponding VSELR# pin that when
VSELR# is low, output voltage is programmed by
VSET0[ ] bits, and when VSELR# is high, output
voltage is programmed by VSET1[ ] bits. Also, once
the system is enabled, each regulator's output
voltage may be independently programmed to a
different value. Program the output voltages via the
I2C serial interface by writing to the regulator's
VSET0[ ] register if VSELR# is low or VSET1[ ]
register if VSELR# is high as shown in Table 5.
Enable / Disable Control
During normal operation, each buck may be enabled
or disabled via the I2C interface by writing to that
regulator's ON[ ] bit.
OK[ ] and Output Fault Interrupt
Each DC/DC features a power-OK status bit that can
be read by the system microprocessor via the I2C
interface. If an output voltage is lower than the power-
OK threshold, typically 7% below the programmed
regulation voltage, that regulator's OK[ ] bit will be 0.
If a DC/DC's nFLTMSK[-] bit is set to 1, the ACT8846
will interrupt the processor if that DC/DC's output
voltage falls below the power-OK threshold. In this
case, nIRQ will assert low and remain asserted until
either the regulator is turned off or back in regulation,
and the OK[ ] bit has been read via I2C.
PCB Layout Considerations
High switching frequencies and large peak currents
make PC board layout an important part of step-down
DC/DC converter design. A good design minimizes
excessive EMI on the feedback paths and voltage
gradients in the ground plane, both of which can
result in instability or regulation errors.
Step-down DC/DCs exhibit discontinuous input
current, so the buck input capacitors must be placed
as close as possible to the IC. Connect the
capacitors directly to the corresponding VPx input pin
and Gx power ground pin. Avoid the use of vias. Best
performance is achieved by direct input capacitor
connection to the IC and by routing the SWx trace on
the top layer, directly under the input capacitor. The
inductor, input filter capacitor, and output filter
capacitor should be connected as close together as
possible, with short, direct, and wide traces. The
ground nodes for each regulator's power loop should
be connected at a single point in a star-ground
configuration, and this point should be connected to
the backside ground plane with multiple via. The
output node for each regulator should be connected
to its corresponding OUTx pin through the shortest
possible route, while keeping sufficient distance from
switching nodes to prevent noise injection. Finally,
the exposed pad should be directly connected to the
backside ground plane using multiple via to achieve
low electrical and thermal resistance.


1
V
V
R
R
1
FB
1
OUT
2
FB
1
FB
1
FB
6
FF
R
10
1
C
REGx/VSET[2:0]
REGx/VSET[5:3]
000
001
010
011
100
101
110
111
000
0.600
0.800
1.000
1.200
1.600
2.000
2.400
3.200
001
0.625
0.825
1.025
1.250
1.650
2.050
2.500
3.300
010
0.650
0.850
1.050
1.300
1.700
2.100
2.600
3.400
011
0.675
0.875
1.075
1.350
1.750
2.150
2.700
3.500
100
0.700
0.900
1.100
1.400
1.800
2.200
2.800
3.600
101
0.725
0.925
1.125
1.450
1.850
2.250
2.900
3.700
110
0.750
0.950
1.150
1.500
1.900
2.300
3.000
3.800
111
0.775
0.975
1.175
1.550
1.950
2.350
3.100
3.900
Table 5:
REGx/VSET[ ] Output Voltage Setting
(1)
(2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com