поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5507 датащи(PDF) 49 Page - Texas Instruments

Click here to check the latest version.
номер детали TMS320VC5507
подробное описание детали  Fixed-Point Digital Signal Processor
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5507 датащи(HTML) 49 Page - Texas Instruments

Back Button TMS320VC5507 Datasheet HTML 45Page - Texas Instruments TMS320VC5507 Datasheet HTML 46Page - Texas Instruments TMS320VC5507 Datasheet HTML 47Page - Texas Instruments TMS320VC5507 Datasheet HTML 48Page - Texas Instruments TMS320VC5507 Datasheet HTML 49Page - Texas Instruments TMS320VC5507 Datasheet HTML 50Page - Texas Instruments TMS320VC5507 Datasheet HTML 51Page - Texas Instruments TMS320VC5507 Datasheet HTML 52Page - Texas Instruments TMS320VC5507 Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 135 page
background image
Functional Overview
49
April 2004 − Revised January 2005
SPRS244C
3.7
System Register
The system register (SYSR) provides control over certain device-specific functions. The register is located
at port address 07FDh.
15
8
Reserved
73
2
0
Reserved
CLKDIV
R/W
LEGEND: R = Read, W = Write, n = value after reset
Figure 3−16. System Register Bit Locations
Table 3−15. System Register Bit Fields
BIT
FUNCTION
NUMBER
NAME
FUNCTION
15−3
Reserved
These bits are reserved and are unaffected by writes.
2−0
CLKDIV
CLKOUT Divide Factor. Allows the clock present on the CLKOUT pin to be a divided-down version
of the internal CPU clock. This field does not affect the programming of the PLL.
CLKDIV 000 = CLKOUT represents the CPU clock divided by 1
CLKDIV 001 = CLKOUT represents the CPU clock divided by 2
CLKDIV 010 = CLKOUT represents the CPU clock divided by 4
CLKDIV 011 = CLKOUT represents the CPU clock divided by 6
CLKDIV 100 = CLKOUT represents the CPU clock divided by 8
CLKDIV 101 = CLKOUT represents the CPU clock divided by 10
CLKDIV 110 = CLKOUT represents the CPU clock divided by 12
CLKDIV 111 = CLKOUT represents the CPU clock divided by 14
3.8
USB Clock Generation
The USB module can be clocked from either an Analog Phase-Locked Loop (APLL) or a Digital Phase-Locked
Loop (DPLL). The APLL is the recommended USB clock source due to better noise tolerance and less
long-term jitter than the DPLL. To maintain the backward compatibility, the DPLL is the power-up default clock
source for the USB module.
USB
APLL
DPLL
USB
1
0
USB Module Clock
(48.0 MHz)
PLLSEL
CLKIN
Figure 3−17. USB Clock Generation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com