поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCF2113X датащи(PDF) 41 Page - NXP Semiconductors

номер детали PCF2113X
подробное описание детали  LCD controllers/drivers
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF2113X датащи(HTML) 41 Page - NXP Semiconductors

Back Button PCF2113X Datasheet HTML 37Page - NXP Semiconductors PCF2113X Datasheet HTML 38Page - NXP Semiconductors PCF2113X Datasheet HTML 39Page - NXP Semiconductors PCF2113X Datasheet HTML 40Page - NXP Semiconductors PCF2113X Datasheet HTML 41Page - NXP Semiconductors PCF2113X Datasheet HTML 42Page - NXP Semiconductors PCF2113X Datasheet HTML 43Page - NXP Semiconductors PCF2113X Datasheet HTML 44Page - NXP Semiconductors PCF2113X Datasheet HTML 45Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 72 page
background image
2001 Dec 19
41
Philips Semiconductors
Product specification
LCD controllers/drivers
PCF2113x
14 AC CHARACTERISTICS
VDD1 = 1.8 to 5.5 V; VDD2 =VDD3 = 2.2 to 4.0 V; VSS =0V;VLCD = 2.2 to 6.5 V; Tamb = −40 to +85 °C; unless otherwise
specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
fFR
LCD frame frequency (internal clock)
VDD = 5.0 V
45
95
147
Hz
fosc
oscillator frequency (not available at any pin)
140
250
450
kHz
fOSC(ext)
external clock frequency
140
450
kHz
tosc(st)
oscillator start-up time after power-down
note 1
200
300
µs
tW(PD)
power-down HIGH-level pulse width
1
−−µs
tSW(PD)
tolerable spike width on PD pin
note 1
−−
90
ns
Timing characteristics of parallel interface; note 2
WRITE OPERATION (WRITING DATA FROM MICROCONTROLLER TO PCF2113X); see Fig.27
Tcy(en)
enable cycle time
500
−−
ns
tW(en)
enable pulse width
220
−−
ns
tsu(A)
address set-up time
50
−−
ns
th(A)
address hold time
25
−−
ns
tsu(D)
data set-up time
60
−−
ns
th(D)
data hold time
25
−−
ns
READ OPERATION (READING DATA FROM PCF2113X TO MICROCONTROLLER); see Fig.28
Tcy(en)
enable cycle time
500
−−
ns
tW(en)
enable pulse width
220
−−
ns
tsu(A)
address set-up time
50
−−
ns
th(A)
address hold time
25
−−
ns
td(D)
data delay time
VDD1 > 2.2 V
−−
150
ns
VDD1 > 1.5 V
−−
250
ns
th(D)
data hold time
5
100
ns
Timing characteristics of I2C-bus interface; see Fig.29; note 2
fSCL
SCL clock frequency
−−
400
kHz
tLOW
SCL clock LOW period
1.3
−−µs
tHIGH
SCL clock HIGH period
0.6
−−µs
tSU;DAT
data set-up time
100
−−
ns
tHD;DAT
data hold time
0
−−
ns
tr
SCL and SDA rise time
note 1 and 3
15 + 0.1 Cb
300
ns
tf
SCL and SDA fall time
note 1 and 3
15 + 0.1 Cb
300
ns
Cb
capacitive bus line load
−−
400
pF
tSU;STA
set-up time for a repeated START condition
0.6
−−µs
tHD;STA
START condition hold time
0.6
−−µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com