MFC2000 datasheet(93/426 Pages) ETC

93 / 426 page

Hardware Description

MFC 2000 Multifunctional Peripheral Controller 2000

100723A

Conexant

4-63

Note:

Power_down1 and power_down2 are output signals from the power-down detection

circuit 1 and 2.

Bit12:

Betrstn Detected

This bit indicates that a betrstn occurred. To clear this bit, a 1 must be

written to this bit.

Bit11:

This bit indicates that a power down occurred, but no lockout was set

within the 1-2 second period. The lockout timer initiated the lockenn to

create the lockout condition. Once the lockout condition occurs, if the

power down signal is high, the chip will come out of reset after a pud1

delay. To clear this bit a 1 must be written to this bit.

Bit10:

SRAM Chip Select Enable

This bit enables the SRAM chip select CSN0.

Bit 9:

Bank 1 Interface Size

This register defines whether the data bus to the bank 1 DRAMs is 8

bits wide or 16 bits wide. An 8-bit wide DRAM interface uses RASn[1]

and CASOn[0]. A 16-bit wide non-interleaved DRAM interface uses

RASn[1] and CASOn[1:0]. A 16-bit wide interleaved DRAM interface

uses RASn[1], CASEn[1:0], and CASOn[1:0].

Bit 8:

Bank 0 Interface Size

This register defines whether the data bus to the bank 0 DRAMs is 8

bits wide or 16 bits wide. An 8-bit wide DRAM interface uses RASn[0]

and CASOn[0]. A 16-bit wide non-interleaved DRAM interface uses

RASn[0] and CASOn[1:0]. A 16-bit wide interleaved DRAM interface

uses RASn[0], CASEn[1:0], and CASOn[1:0].

Bits 7-6:

DRAM Battery Backup Time

These bits control the amount of time that the DRAM controller will

spend refreshing the DRAMs when in the battery backup mode. After

reset when the CPU is being released to run, the CPU will not be able

to write data to bits 7 and 6 of the BackupConfig register immediately

since the immediate write will not take effect. The CPU must wait at

least one oscillator clock cycle before writing data into bits 7 and 6.

Bit 7

Bit 6

Battery Backup Duration:

No battery backup (default)

1-2 days

2-3 days

Infinite

Bit 5-4:

DRAM Refresh Rate

These bits are used to set up the DRAM refresh rate. See the following table:

MFC2000 датащи(PDF) 93 Page - List of Unclassifed Manufacturers

MFC2000 датащи(HTML) 93 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL