поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Z8018010FSC датащи(PDF) 21 Page - Zilog, Inc.

номер детали Z8018010FSC
подробное описание детали  ENHANCED Z180 MICROPROCESSOR
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ZILOG [Zilog, Inc.]
домашняя страница  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8018010FSC датащи(HTML) 21 Page - Zilog, Inc.

Back Button Z8018010FSC Datasheet HTML 17Page - Zilog, Inc. Z8018010FSC Datasheet HTML 18Page - Zilog, Inc. Z8018010FSC Datasheet HTML 19Page - Zilog, Inc. Z8018010FSC Datasheet HTML 20Page - Zilog, Inc. Z8018010FSC Datasheet HTML 21Page - Zilog, Inc. Z8018010FSC Datasheet HTML 22Page - Zilog, Inc. Z8018010FSC Datasheet HTML 23Page - Zilog, Inc. Z8018010FSC Datasheet HTML 24Page - Zilog, Inc. Z8018010FSC Datasheet HTML 25Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 70 page
background image
Z80180/Z8S180/Z8L180
Zilog
Enhanced Z180 Microprocessor
DS971800401
P R E L I M I N A R Y
1-21
1
external master during STANDBY mode, when the BREXT
bit in the CPU Control Register (CCR5) is 1.
As described previously for SLEEP and IDLE modes,
when a Z80180/Z8S180/Z8L180 leaves STANDBY mode
due to NMI Low, or when it leaves STANDBY mode due to
an enabled INTO-2 low when the IEF, flag is 1 due to an
IE instruction, it starts by performing the interrupt with the
return address being that of the instruction following the
SLP instruction. If the Z80180/Z8S180/Z8L180 leaves
STANDBY mode due to an external interrupt request that's
enabled in the INT/TRAP Control Register, but the IEF, bit
is 0 due to a DI instruction, the processor restarts by exe-
cuting the instruction(s) following the SLP instruction. If
INT0, or INT1 or 2 goes inactive before the end of the clock
stabilization delay, the Z80180/Z8S180/Z8L180 stays in
STANDBY mode.
Figure 17 shows the timing for leaving STANDBY mode
due
to
an
interrupt
request.
Note
that
the
Z80180/Z8S180/Z8L180 takes either 64 or 217 (131,072)
clocks to restart, depending on the CCR3 bit.
While the Z80180/Z8S180/Z8L180 is in STANDBY mode,
it will grant the bus to an external master if the BREXT bit
(CCR5) is 1. Figure 18 shows the timing of this sequence.
Note that the part takes 64 or 217 (131,072) clock cycles
to grant the bus depending on the CCR3 bit.
The latter (non-Quick-Recovery) case may be prohibitive
for many “demand driven” external masters. If so, QUICK
RECOVERY or IDLE mode can be used.
Figure 17. Z80180/Z8S180/Z8L180 STANDBY Mode Exit due to External Interrupt
φ
T1
T2
T4
NMI
A19-A0
HALT
M1
Opcode Fetch or Interrupt
Acknowledge Cycle
FFFFFH
STANDBY Mode
T3
217 or 64 Cycle Delay from INTi Asserted
INTi
or



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com