| поискавой системы для электроныых деталей |
|
AD9430 датащи(PDF) 14 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9430 датащи(HTML) 14 Page - Analog Devices |
|
14 / 45 page ![]() AD9430 Rev. E | Page 13 of 44 PIN 1 AD9430 LVDS PINOUT TOP VIEW (Not to Scale) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 S5 DNC S4 AGND S2 S1 LVDSBIAS AVDD AGND SENSE VREF AGND AGND AVDD AVDD AGND AGND AVDD AVDD AGND VIN+ VIN– AGND AVDD AGND NOTES 1. THE AD9430 HAS A CONDUCTIVE HEAT SLUG TO HELP DISSIPATE HEAT AND ENSURE RELIABLE OPERATION OF THE DEVICE OVER THE FULL INDUSTRIAL TEMPERATURE RANGE. THE SLUG IS EXPOSED ON THE BOTTOM OF THE PACKAGE AND ELECTRICALLY CONNECTED TO CHIP GROUND. IT IS RECOMMENDED THAT NO PCB SIGNAL TRACES OR VIAS BE LOCATED UNDER THE PACKAGE THAT COULD COME IN CONTACT WITH THE CONDUCTIVE SLUG. ATTACHING THE SLUG TO A GROUND PLANE WILL REDUCE THE JUNCTION TEMPERATURE OF THE DEVICE WHICH MAY BE BENEFICIAL IN HIGH TEMPERATURE ENVIRONMENTS. DRVDD DRGND D8+ D8– D7+ D7– D6+ D6– DRGND D5+ D5– DCO+ DCO– DRVDD DRGND D4+ D4– D3+ D3– D2+ D2Ð DRVDD DRGND D1+ D1– Figure 5. LVDS Mode Pin Configuration Table 8. LVDS Mode Pin Function Descriptions Pin Number Mnemonic Description 1 S5 Full-Scale Adjust Pin. AVDD sets fS = 0.768 V p-p differential, GND sets fS = 1.536 V p-p differential. 2, 42 to 46 DNC Do Not Connect. 3 S4 Control Pin for CMOS Mode. Tie low when operating in LVDS mode. 4, 9, 12, 13, 16, 17, 20, 23, 25, 26, 30, 31, 35, 38, 41, 86, 87, 91, 92, 93, 96, 97, 100 AGND1 Analog Ground. 5 S2 Output Mode Select. GND = dual-port CMOS; AVDD = LVDS. 6 S1 Data Format Select. GND = binary, AVDD = twos complement. 7 LVDSBIAS Set Pin for LVDS Output Current. Place 3.74 kW resistor terminated to ground. 8, 14, 15, 18, 19, 24, 27, 28, 29, 33, 34, 39, 40, 88, 89, 90, 94, 95, AVDD2 3.3 V Analog Supply. 98, 99 10 SENSE Reference Mode Select Pin. Float for internal reference operation. 11 VREF 1.235 V Reference I/O—Function Dependent on SENSE. 21 VIN+ Analog Input—True. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |