поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

WM8980 датащи(PDF) 27 Page - Wolfson Microelectronics plc

номер детали WM8980
подробное описание детали  STEREO CODEC WITH SPEAKER DRIVER AND BUFFER
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8980 датащи(HTML) 27 Page - Wolfson Microelectronics plc

Back Button WM8980 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8980 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8980 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8980 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8980 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8980 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8980 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8980 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8980 Datasheet HTML 31Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 81 page
background image
Product Preview
WM8980
w
PP Rev 1.6 January 2005
27
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
7:0
ADCVOLL
[7:0]
11111111
( 0dB )
Left ADC Digital Volume Control
0000 0000 = Digital Mute
0000 0001 = -127dB
0000 0010 = -126.5dB
... 0.5dB steps up to
1111 1111 = 0dB
R15
Left channel
ADC Digital
Volume
8
ADCVU
Not
latched
ADC left and ADC right volume do not
update until a 1 is written to ADCVU (in
reg 16 or 17)
7:0
ADCVOLR
[7:0]
11111111
( 0dB )
Right ADC Digital Volume Control
0000 0000 = Digital Mute
0000 0001 = -127dB
0000 0010 = -126.5dB
... 0.5dB steps up to
1111 1111 = 0dB
R16
Right channel
ADC Digital
Volume
8
ADCVU
Not
latched
ADC left and ADC right volume do not
update until a 1 is written to ADCVU (in
reg 16 or 17)
Table 15 ADC Digital Volume Control
INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)
The WM8980 has an automatic PGA gain control circuit, which can function as an input peak limiter
or as an automatic level control (ALC).
In input peak limiter mode (ALCMODE bit = 1), a digital peak detector detects when the input signal
goes above a predefined level and will ramp the PGA gain down to prevent the signal becoming too
large for the input range of the ADC. When the signal returns to a level below the threshold, the
PGA gain is slowly returned to its starting level. The peak limiter cannot increase the PGA gain
above its static level.
Figure 10 Input Peak Limiter Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com