поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

WM8233 датащи(PDF) 49 Page - Cirrus Logic

номер детали WM8233
подробное описание детали  210MSPS 6-Channel AFE with Sensor
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8233 датащи(HTML) 49 Page - Cirrus Logic

Back Button WM8233 Datasheet HTML 45Page - Cirrus Logic WM8233 Datasheet HTML 46Page - Cirrus Logic WM8233 Datasheet HTML 47Page - Cirrus Logic WM8233 Datasheet HTML 48Page - Cirrus Logic WM8233 Datasheet HTML 49Page - Cirrus Logic WM8233 Datasheet HTML 50Page - Cirrus Logic WM8233 Datasheet HTML 51Page - Cirrus Logic WM8233 Datasheet HTML 52Page - Cirrus Logic WM8233 Datasheet HTML 53Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 146 page
background image
WM8233
Rev 4.7
49
TEST PATTERN GENERATOR
WM8233 has test pattern generator which can be used for interface verification between AFE data
output and back-end devices without sensor signal input. This function can be presented in several
different patterns by PGPAT[1:0] and PGMARCH registers as shown below. The PGLEVEL,
PGWIDTH1 and PGWIDTH2 are the parameter to define the pattern level and width. The PGLEVEL
register has 16bit length, PGWIDTH1 and PGWIDTH2 has 8bit length.
Note that test pattern generator is required TGSYNC input. (i.e. this can be used under TG slave
mode operation only.)
PGEN (register)
PGPAT=00
(Fixed Pattern)
0
0
d
2d
0
0
0
d
0
d
0
d
0
nd
0
0
0
d
md
0
d
B A
A
B
A
B
A
A
0
TGSYNC (input)
A
PGPAT=01
(Vertical RAMP)
PGPAT=10
(Horizontal RAMP)
PGPAT=11
(Patch)
d=PGLEVEL
A=PGWIDTH1
B=PGWIDTH2
65535
0
Return to 0 at 65535
Figure 32 Test Pattern Output Data Formats
A
d
d
d
d
d
d
d
d
A
A
A
A
A
A
A
B
A
B
A
B
A
B
A
B
B
A
d
d
d
d
d
d
0
0
A
A
A
A
A
A
A
A
0
d
2d
3d
4d
5d
6d
7d
A
A
A
A
A
A
A
0
d
2d
3d
4d
5d
6d
A
A
A
A
A
A
A
PGINV=0
B
A
~d
~d
~d
~d
~d
~d
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
~0
~d ~2d ~3d ~4d ~5d ~6d ~7d
~0
~d
~2d
~3d
~4d
~5d
~6d
TGSYNC
TGSYNC
TGSYNC
~0
~0
PGINV=1
PGPAT=01
PGPAT=10
PGPAT=11
d=PGLEVEL
A=PGWIDTH1
B=PGWIDTH2
(Vertical RAMP)
(Horizontal RAMP)
(Patch)
Figure 33 Test Pattern Output image



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com