CS53L30 datasheet(34/67 Pages) CIRRUS

34 / 67 page

DS992F2

CS53L30

4.9 Multichip Synchronization Protocol

Due to the multidrop capability of the CS53L30 TDM bus, it is conceivable to employ up to four CS53L30 chips to allow

up to 16 channels of audio capture. Extra care and sequencing steps have to be taken to ensure that the multichip

configuration meets the channel-to-channel phase matching specification across chips when using multiple CS53L30

chips in a system. Below is the recommended sequence to minimize phase mismatch across channels/chips. Any

deviation from this procedure causes deterministic, as well as nondeterministic, phase differences across chips and the

channel-to-channel phase mismatch specifications in Table 3-5 cannot be guaranteed. The SYNC pins of all devices must

be connected directly at the board level.

Synchronization sequence:

1. Release RESET to all devices.

2. Configure the control port of all devices.

3. Clear PDN_ULP and/or PDN_LP in all devices.

4. Set the SYNC_EN bit of one of the devices only (the “initiator” device).

5. After successful synchronization, the SYNC_DONE status bit (see p. 57) is set on all connected CS53L30s that

have received the SYNC protocol (including the initiator device).

Alternate synchronization sequence:

1. Release RESET to all devices.

2. Configure the control port of all devices.

3. Set the SYNC_EN bit of one of the devices only (the “initiator” device).

4. Clear PDN_ULP and/or PDN_LP in all devices except the initiator device.

5. Clear PDN_ULP and/or PDN_LP in the initiator device.

6. After successful synchronization, the SYNC_DONE status bit (see p. 57) is set on all connected CS53L30s that

have received the SYNC protocol (including the initiator device).

4.10 Input Path Source Selection and Powering

Table 4-5 describes how the CH_TYPE, ADCxy_PDN, and DMICx_PDN controls affect the CS53L30. The DMICx_PDN

control only affects the state of the digital mic interface clock.

4.11 Thermal Overload Notification

The CS53L30 can be configured to notify the system processor that its die temperature is too high. The processor can use

this notification to prevent damage to the CS53L30 and to other devices in the system. When notified, the processor should

react by powering down CS53L30 (and/or other devices in the system) partially or entirely, depending on the extent to

which the CS53L30’s power dissipation is the cause of its excessive die temperature. The CS53L30 is a low-power device

and any thermal overload is likely coming from elsewhere in the system.

Table 4-5. ADCx/DMICx Input Path Source Select and Digital Power States (Where x = 1 or 2)

Control Register States

Channel A Input Path

Channel B Input Path

DMICx_SCLK

CH_TYPE

DMICx_PDN ADCxA_PDN ADCxB_PDN Data Source Power State Data Source Power State

1000

DMICx

1001

DMICx

—

Off

1010

—

Off

DMICx

1011

—

Off

—

Off

0100

ADCxA

ADCxB

Off

0101

ADCxA

—

Off

0110

—

Off

ADCxB

Off

0111

—

Off

—

Off

CS53L30 датащи(PDF) 34 Page - Cirrus Logic

CS53L30 датащи(HTML) 34 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

датащи скачать

ссылки URL