 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
HT9B92 датащи(PDF) 7 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT9B92 датащи(HTML) 7 Page - Holtek Semiconductor Inc |
|
|
7 / 25 page  Rev. 1.20 7 November 25, 2015 HT9B92 A.C. Characteristics VSS=0V,VDD=2.4V~5.5V, Ta=-40 to +85°C Symbol Parameter Test Condition Min. Typ. Max. Unit VDD Condition fLCD1 LCD Frame Frequency 3.3V Ta=25°C, internal oscillator is used, Display control command: P[4:3]="00" 72.0 80.0 88.0 Hz Ta=25°C, internal oscillator is used, Display control command: P[4:3]="01" 63.9 71 78.1 Ta=25°C, internal oscillator is used, Display control command: P[4:3]="10" 57.6 64.0 70.4 Ta=25°C, internal oscillator is used, Display control command: P[4:3]="11" 47.7 53.0 58.3 fLCD2 LCD Frame Frequency 2.4~ 5.5V Ta=-40 to 85°C, internal oscillator is used, Display control command: P[4:3]="00" 56.0 80.0 104.0 Hz Ta=-40 to 85°C, internal oscillator is used, Display control command: P[4:3]="01" 49.7 71.0 92.3 Ta=-40 to 85°C, internal oscillator is used, Display control command: P[4:3]="10" 44.8 64.0 83.2 Ta=-40 to 85°C, internal oscillator is used, Display control command: P[4:3]="11" 37.1 53.0 68.9 VPOR VDD Start Voltage to ensure Poewr-on Reset — — — — 100 mV RRVDD VDD Rise Rate to ensure Power-on Reset — — 0.05 — — V/ms tPOR Minimum Time for VDD to remain at VPOR to ensure Power-on Reset — — 10 — — ms Note:fLCD=1/tLCD I2C Interface Characteristics Unless otherwise specified, VSS=0V; VDD=2.4V~5.5V; Ta=-40 to +85°C Symbol Parameter Condition Min. Max. Unit fSCL Clock frequency — — 400 kHz tBUF bus free time Time in which the bus must be free before a new transmission can start 1.3 — μs tHD: STA Start condition hold time After this period, the first clock pulse is generated 0.6 — μs tLOW SCL Low time — 1.3 — μs tHIGH SCL High time — 0.6 — μs tSU: STA Start condition setup time Only relevant for repeated START condition 0.6 — μs tHD: DAT Data hold time — 0 — ns tSU: DAT Data setup time — 100 — ns tR SDA and SCL rise time Note — 0.3 μs tF SDA and SCL fall time Note — 0.3 μs tSU: STO Stop condition set-up time — 0.6 — μs tAA Output Valid from Clock — — 0.9 μs tSP Input Filter Time Constant (SDA and SCL Pins) Noise suppression time — 50 ns Note: Theseparametersareperiodicallysampledbutnot100%tested. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
