 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
STM32L471RG датащи(PDF) 174 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L471RG датащи(HTML) 174 Page - STMicroelectronics |
|
|
174 / 218 page  Electrical characteristics STM32L471xx 174/218 DocID027226 Rev 1 Figure 27. SPI timing diagram - slave mode and CPHA = 0 tv(SO) Data output valid time Slave mode 2.7 < VDD < 3.6 V Voltage Range 1 -12.5 19 ns Slave mode 1.71 < VDD < 3.6 V Voltage Range 1 -12.5 30 Slave mode 1.71 < VDD < 3.6 V Voltage Range 2 -12.5 33 - Slave mode 1.08 < VDDIO2 < 1.32 V(3) -25 62.5 tv(MO) Master mode - 2.5 12.5 th(SO) Data output hold time Slave mode 9 - - ns - Slave mode 1.08 < VDDIO2 < 1.32 V(3) 24 - - th(MO) Master mode 0 - - 1. Guaranteed by characterization results. 2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50 %. 3. SPI mapped on Port G. Table 82. SPI characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
