поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32F383VC датащи(PDF) 76 Page - STMicroelectronics

номер детали STM32F383VC
подробное описание детали  Reset and power management
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F383VC датащи(HTML) 76 Page - STMicroelectronics

Back Button STM32F383VC Datasheet HTML 72Page - STMicroelectronics STM32F383VC Datasheet HTML 73Page - STMicroelectronics STM32F383VC Datasheet HTML 74Page - STMicroelectronics STM32F383VC Datasheet HTML 75Page - STMicroelectronics STM32F383VC Datasheet HTML 76Page - STMicroelectronics STM32F383VC Datasheet HTML 77Page - STMicroelectronics STM32F383VC Datasheet HTML 78Page - STMicroelectronics STM32F383VC Datasheet HTML 79Page - STMicroelectronics STM32F383VC Datasheet HTML 80Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 125 page
background image
Electrical characteristics
STM32F383xx
76/125
DocID023367 Rev 2
Figure 16. HSI oscillator accuracy characterization results
Low-speed internal (LSI) RC oscillator
6.3.8
PLL characteristics
The parameters given in Table 41 are derived from tests performed under ambient
temperature and supply voltage conditions summarized in Table 22.
Table 40. LSI oscillator characteristics(1)
1.
VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.
Symbol
Parameter
Min
Typ
Max
Unit
fLSI
Frequency
30
40
60
kHz
tsu(LSI)(2)
2. Guaranteed by design, not tested in production.
LSI oscillator startup time
-
-
85
µs
IDD(LSI)(2) LSI oscillator power consumption
-
0.75
1.2
µA
MS30986V2
-5%
-4%
- 3%
- 2%
- 1%
0%
1%
2%
3%
4%
5%
-40
-20
0
20
40
60
80
100
120
MAX
MIN
TA [°C]
ACCHSI
Table 41. PLL characteristics
Symbol
Parameter
Value
Unit
Min
Typ
Max
fPLL_IN
PLL input clock(1)
1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
1(2)
-24(2)
MHz
PLL input clock duty cycle
40(2)
-60(2)
%
fPLL_OUT
PLL multiplier output clock
16(2)
-72
MHz
tLOCK
PLL lock time
-
-
200(2)
2. Guaranteed by design, not tested in production.
µs
Jitter
Cycle-to-cycle jitter
-
-
300(2)
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com