| поискавой системы для электроныых деталей |
|
STM32F398VE датащи(PDF) 97 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F398VE датащи(HTML) 97 Page - STMicroelectronics |
|
97 / 151 page ![]() DocID027227 Rev 2 97/151 STM32F398VE Electrical characteristics 142 Table 50. Synchronous multiplexed PSRAM write timings(1) (2) 1. Based on characterization, not tested in production 2. CL = 30 pF. Symbol Parameter Min Max Unit tw(CLK) FMC_CLK period, VDD range= 2.7 to 3.6 V 4THCLK-1 - ns td(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2) - 5.5 td(CLKH-NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK+1 - td(CLKL-NADVL) FMC_CLK low to FMC_NADV low - 7 td(CLKL-NADVH) FMC_CLK low to FMC_NADV high 2 - td(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25) -0 td(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) 0 - td(CLKL-NWEL) FMC_CLK low to FMC_NWE low - 5.5 td(CLKH-NWEH) FMC_CLK high to FMC_NWE high THCLK+1 - td(CLKL-ADV) FMC_CLK low to FMC_AD[15:0] valid - 7.5 td(CLKL-ADIV) FMC_CLK low to FMC_AD[15:0] invalid 0 - td(CLKL-DATA) FMC_A/D[15:0] valid data after FMC_CLK low -8 td(CLKL-NBLL) FMC_CLK low to FMC_NBL low - 6 td(CLKH-NBLH) FMC_CLK high to FMC_NBL high THCLK+1 - tsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 3 - th(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 5 - |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |