поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72325AR7-Auto датащи(PDF) 89 Page - STMicroelectronics

номер детали ST72325AR7-Auto
подробное описание детали  SCI asynchronous serial interface
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72325AR7-Auto датащи(HTML) 89 Page - STMicroelectronics

Back Button ST72325AR7-Auto Datasheet HTML 85Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 86Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 87Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 88Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 89Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 90Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 91Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 92Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 243 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST72325xxx-Auto
Main clock controller with real-time clock and beeper (MCC/RTC)
Doc ID 13770 Rev 3
89/243
11.8.2
MCC beep control register (MCCBCR)
The beep output signal is available in Active Halt mode but has to be disabled to reduce
consumption.
0OIF
Oscillator interrupt flag
This bit is set by hardware and cleared by software reading the MCCSR register. It
indicates when set that the main oscillator has reached the selected elapsed time
(TB1:0).
0: Timeout not reached
1: Timeout reached
Caution: The BRES and BSET instructions must not be used on the MCCSR
register to avoid unintentionally clearing the OIF bit.
Table 42.
Time base selection
Counter prescaler
Time base
TB1
TB0
fOSC2 =4MHz
fOSC2 =8MHz
16000
4ms
2ms
0
0
32000
8ms
4ms
0
1
80000
20ms
10ms
1
0
200000
50ms
25ms
1
1
Table 41.
MCCSR register description (continued)
Bit
Name
Function
MCCBCR
Reset value: 0000 0000 (00h)
76
543
21
0
Reserved
BC[1:0]
-RW
Table 43.
MCCBCR register description
Bit
Name
Function
7:2
-
Reserved, must be kept cleared.
1:0
BC[1:0]
Beep control
These 2 bits select the PF1 pin beep capability (see Table 44).
Table 44.
Beep frequency selection
BC1
BC0
Beep mode with fOSC2 =8MHz
00
Off
0
1
~2 kHz
Output
Beep signal
~50% duty cycle
1
0
~1 kHz
11
~500 Hz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com