поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F296 датащи(PDF) 247 Page - STMicroelectronics

номер детали ST10F296
подробное описание детали  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F296 датащи(HTML) 247 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 243Page - STMicroelectronics ST10F296 Datasheet HTML 244Page - STMicroelectronics ST10F296 Datasheet HTML 245Page - STMicroelectronics ST10F296 Datasheet HTML 246Page - STMicroelectronics ST10F296 Datasheet HTML 247Page - STMicroelectronics ST10F296 Datasheet HTML 248Page - STMicroelectronics ST10F296 Datasheet HTML 249Page - STMicroelectronics ST10F296 Datasheet HTML 250Page - STMicroelectronics ST10F296 Datasheet HTML 251Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 247 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST10F296E
Programmable output clock divider
247/346
22
Programmable output clock divider
A specific register mapped on the XBus allows the division factor on the CLKOUT signal
(P3.15) to be chosen. This register, XCLKOUTDIV, is mapped on the XMiscellaneous
memory address range.
XCLKOUTDICV register
The CPU clock is output on P3.15, by default, when the CLKOUT function is enabled
(setting the CLKEN bit of the SYSCON register).
By setting the XMISCEN and XPEN bits of the XPERCON and SYSCON registers
respectively, the clock prescaling factor can be programmed. In this way, a prescaled value
of the CPU clock can be output on P3.15.
When the CLKOUT function is not enabled (clearing the CLKEN bit of the SYSCON on
P3.15), P3.15 does not output a clock signal, even though the XCLKOUTDIV register is
programmed.
XCLKOUTDIV (EB02h)
XBus
Reset value: --00h
15
14
13
12
11
10
987
65432
10
---
-----
DIV
---
-----
RW
Table 136.
XCLKOUTDIV register description
Bit
Bit name
Function
7-0
DIV
Clock divider setting
00h: FCLKOUT = FCPU/DIV+1
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com