| поискавой системы для электроныых деталей |
|
ST7LITE49K2 датащи(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49K2 датащи(HTML) 49 Page - STMicroelectronics |
|
49 / 245 page ![]() ST7LITE49K2 Supply, reset and clock management 49/245 Note: Make sure that the right combination of LVD and AVD thresholds is used as LVD and AVD levels are not correlated. Refer to Section 13.3.2 on page 195 and Section 13.3.3 on page 196 for more details. Figure 19. Using the AVD to monitor VDD 7.4.3 Low power modes Interrupts The AVD interrupt event generates an interrupt if the corresponding Enable Control Bit (AVDIE) is set and the interrupt mask in the CC register is reset (RIM instruction). VDD VIT+(AVD) VIT-(AVD) AVDF bit 0 1 RESET IF AVDIE bit = 1 Vhyst AVD INTERRUPT REQUEST INTERRUPT Cleared by VIT+(LVD) VIT-(LVD) LVD RESET Early Warning Interrupt (Power has dropped, MCU not not yet in reset) 0 1 hardware INTERRUPT Cleared by reset Table 8. Low power modes Mode Description Wait No effect on SI. AVD interrupts cause the device to exit from Wait mode. Halt The SICSR register is frozen. The AVD remains active but the AVD interrupt cannot be used to exit from Halt mode. Table 9. Description of interrupt events Interrupt event Event flag Enable Control bit Exit from Wait Exit from Halt AVD event AVDF AVDIE Yes No |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |