поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SPC560B64x датащи(PDF) 110 Page - STMicroelectronics

номер детали SPC560B64x
подробное описание детали  Variable length encoding
PDF  133 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC560B64x датащи(HTML) 110 Page - STMicroelectronics

Back Button SPC560B64x Datasheet HTML 106Page - STMicroelectronics SPC560B64x Datasheet HTML 107Page - STMicroelectronics SPC560B64x Datasheet HTML 108Page - STMicroelectronics SPC560B64x Datasheet HTML 109Page - STMicroelectronics SPC560B64x Datasheet HTML 110Page - STMicroelectronics SPC560B64x Datasheet HTML 111Page - STMicroelectronics SPC560B64x Datasheet HTML 112Page - STMicroelectronics SPC560B64x Datasheet HTML 113Page - STMicroelectronics SPC560B64x Datasheet HTML 114Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 133 page
background image
9tSUI
SR
D Data setup time for inputs
Master mode
43
—
—
145
—
—
ns
Slave mode
5
—
—
5
—
—
10
tHI
SR
D Data hold time for inputs
Master mode
0
—
—
0
—
—
ns
Slave mode
2(6)
——
2(6)
——
11
tSUO
(7)
CC
D Data valid after SCK edge
Master mode
—
—
32
—
—
50
ns
Slave mode
—
—
52
—
—
160
12
tHO
(7)
CC
D Data hold time for outputs
Master mode
0
—
—
0
—
—
ns
Slave mode
8
—
—
13
—
—
1.
Operating conditions: CL = 10 to 50 pF, SlewIN = 3.5 to 15 ns.
2.
Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is
asserted. DSPI2 has only SLOW SCK available.
3.
Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before
SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.
4.
The tCSC delay value is configurable through a register. When configuring tCSC (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS
and internal SCK must be higher than
t
CSC to ensure positive tCSCext.
5.
The tASC delay value is configurable through a register. When configuring tASC (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and
internal SCK must be higher than
t
ASC to ensure positive tASCext.
6.
This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR register.
7.
SCK and SOUT are configured as MEDIUM pad.
Table 48. DSPI characteristics(1) (continued)
No.
Symbol
C
Parameter
DSPI0/DSPI1/DSPI3/DSPI5
DSPI2/DSPI4
Unit
Min
Typ
Max
Min
Typ
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com