поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

L6751C датащи(PDF) 32 Page - STMicroelectronics

номер детали L6751C
подробное описание детали  Digitally controlled dual PWM for Intel VR12 and AMD SVI
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6751C датащи(HTML) 32 Page - STMicroelectronics

Back Button L6751C Datasheet HTML 28Page - STMicroelectronics L6751C Datasheet HTML 29Page - STMicroelectronics L6751C Datasheet HTML 30Page - STMicroelectronics L6751C Datasheet HTML 31Page - STMicroelectronics L6751C Datasheet HTML 32Page - STMicroelectronics L6751C Datasheet HTML 33Page - STMicroelectronics L6751C Datasheet HTML 34Page - STMicroelectronics L6751C Datasheet HTML 35Page - STMicroelectronics L6751C Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 57 page
background image
Output voltage positioning
L6751C
32/57
DocID025037 Rev 1
transition and re-activated with proper delay after the end of the transition to prevent from
false triggering.
6.8
LSLESS startup and pre-bias output
Any time the device resumes from an “OFF” code and at the first power-up, in order to avoid
any kind of negative undershoot on the load side, the L6751C performs a special sequence
in enabling the drivers: during the soft-start phase, the LS driver results as being disabled
(LS = OFF - PWMx set to Hi-Z and ENDRV = 0) until the first PWM pulse. After the first
PWM pulse, PWMx outputs switch between logic “0” and logic “1” and ENDRV is set to logic
“1”.
This particular sequence avoids the dangerous negative spike on the output voltage that
can occur if starting over a pre-biased output.
Low-side MOSFET turn-on is masked only from the control loop point of view: protection is
still allowed to turn on the low-side MOSFET if overvoltage is needed.
6.9
DVID optimization: REF/SREF
High slew rate for dynamic VID transitions causes undershoot on the regulated voltage,
causing violation in the microprocessor requirement. To compensate this behavior and to
remove any undershoot in the transition, each section features a DVID optimization circuit.
The reference used for the regulation is available on the REF/SREF pin (see Figure 10).
Connect an RREF/CREF to GND (RSREF/CSREF for the single-phase) to optimize the DVID
behavior. Components may be designed as follows (multi-phase, the same equations apply
to single-phase):
Equation 10
where
Vosc is the PWM ramp and kV the gain for the voltage loop (see Section 11 on page
45).
Figure 8. LSLESS startup: enabled (left)
Figure 9. LSLESS startup: disabled (right)
CREF
CF 1
V
OSC
kV VIN
--------------------


=
RREF
RF CF
CREF
-------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com