поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5441 датащи(PDF) 47 Page - Texas Instruments

Click here to check the latest version.
номер детали TMS320VC5441
подробное описание детали  Fixed-Point Digital Signal Processor
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5441 датащи(HTML) 47 Page - Texas Instruments

Back Button TMS320VC5441 Datasheet HTML 43Page - Texas Instruments TMS320VC5441 Datasheet HTML 44Page - Texas Instruments TMS320VC5441 Datasheet HTML 45Page - Texas Instruments TMS320VC5441 Datasheet HTML 46Page - Texas Instruments TMS320VC5441 Datasheet HTML 47Page - Texas Instruments TMS320VC5441 Datasheet HTML 48Page - Texas Instruments TMS320VC5441 Datasheet HTML 49Page - Texas Instruments TMS320VC5441 Datasheet HTML 50Page - Texas Instruments TMS320VC5441 Datasheet HTML 51Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 91 page
background image
Functional Overview
47
December 1999 − Revised October 2008
SPRS122F
Table 3−12. WDTCR Bit Description
BIT
NO.
BIT
NAME
FUNCTION
15−12
Reserved
Register bit is reserved. Read 0, write has no effect.
11
SOFT
Used in conjunction with the FREE bit to determine the state of the timer when a breakpoint is encountered in
the HLL debugger.
When FREE = 0 and SOFT = 0 the timer stops immediately.
When FREE = 0 and SOFT = 1, the timer stops when the counter decrements to 0.
10
FREE
Used in conjunction with the SOFT bit to determine the state of the timer when a breakpoint is encountered in
the HLL debugger.
When FREE = 0, the SOFT bit selects the timer mode.
When FREE = 1, the timer runs free regardless of the SOFT bit.
9−6
PSC
Timer prescalar counter, used only when PREMD = 0 (in WDTSCR register) and the prescaler is in direct mode.
5−4
Reserved
Register bit is reserved. Read 0, write has no effect.
3−0
TDDR
Timer prescalar.
Case 1: When PREMD = 0, TDDR is a 4-bit reload prescalar. When PSC decrements to 0, PSC is loaded with
the contents of TDDR.
Case 2: When PREMD = 1,TDDR is an indirect prescalar, the contents in TDDR is used to specify the timer
prescalar.
TDDR[3:0]
PRESCALAR
0000
0001h
0001
0003h
0010
0007h
0011
000Fh
0100
001Fh
0101
003Fh
0110
007Fh
0111
00FFh
1000
01FFh
1001
03FFh
1010
07FFh
1011
0FFFh
1100
1FFFh
1101
3FFFh
1110
7FFFh
1111
FFFFh (Default)
3.2.5.5
WDTSCR Register
This 16-bit register contains bits to indicate watchdog flag, to enable watchdog, to set prescalar mode as well
as to provide the 12-bit WDKEY for watchdog service.
WDTSCR bit fields are shown in Figure 3−24 and are described in Table 3−13.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com