поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PC87570 датащи(PDF) 141 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали PC87570
подробное описание детали  PC87570 Keyboard and Power Management Controller
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87570 датащи(HTML) 141 Page - National Semiconductor (TI)

Back Button PC87570 Datasheet HTML 137Page - National Semiconductor (TI) PC87570 Datasheet HTML 138Page - National Semiconductor (TI) PC87570 Datasheet HTML 139Page - National Semiconductor (TI) PC87570 Datasheet HTML 140Page - National Semiconductor (TI) PC87570 Datasheet HTML 141Page - National Semiconductor (TI) PC87570 Datasheet HTML 142Page - National Semiconductor (TI) PC87570 Datasheet HTML 143Page - National Semiconductor (TI) PC87570 Datasheet HTML 144Page - National Semiconductor (TI) PC87570 Datasheet HTML 145Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 168 page
background image
141
Device Specifications
www.national.com
tRDYA
19-16 IOCHRDY inactive
After HIOWR,
HMEMWR, HIORD
or HMEMRD FE
30 ns
30 ns
GPIO Ports Input Signals
tINPs
19-15 Input setup time PA0-
6, PB0-7, PC0-7,
PD0-7, PE0,1, PF0-7,
PG0-4, PH0-5
Before RE CLK
0.5 * tCLK
0.5 * tCLK
tINPh
19-15 Input hold time PA0-
6, PB0-7, PC0-7,
PD0-7, PE0-1, PF0-7,
PG0-4, PH0-5
After RE CLK
0
0
GPIO Ports Output Signals
tOUTv
19-14 Output valid time
KBSOUT0-15, PA0-
6, PB0-7, PC0-7,
PE0-1, PF0-7, PG0-
4, PH0-5
After RE CLK
0.5 * tCLK
0.5 * tCLK
tOUTh
19-14 Output hold time
KBSOUT0-15, PA0-
6, PB0-7, PC0-7,
PE0-1, PF0-7, PG0-
4, PH0-5
After RE CLK
0
0
PS/2 Input Signals
tPSDIs
19-28 Input setup time
PSDAT1-3
Before FE PSCLK1-
3
00
tPSDIh
19-28 Input hold time
PSDAT1-3
After RE PSCLK1-3
0
0
tPSCLKl 19-28,
19-29
PSCLK1-3 low time
At 0.8V (both edges) (n + 1) * tCLK
3
(n + 1) * tCLK
3
tPSCLKh 19-28,
19-29
PSCLK1-3 high time
At 2.0V (both edges)
(n + 1) *
tCLK
3
(n + 1) * tCLK
3
PS/2 Output Signals
tPSDOv
19-29 Output valid time
PSDAT1-3
After FE PSCLK1-3
(n + 6) * tCLK
+ 14 ns4
(n + 6) * tCLK
+ 14 ns4
tPSCLKa 19-30 Output active time
PSCLK1-3
After RE CLK
14 ns
17 ns
tPSCLKia 19-30 Output inactive time
PSCLK1-3
After RE CLK
14 ns
17 ns
tRDYDv
19-16
HD0-7 valid
Before IOCHRDY
RE
00
ACCESS.bus Input Signals
tBUFi
19-20 Bus free time
between Stop and
Start condition
tSCLhigho
tSCLhigho
tCSTOsi
19-20 SCL setup time
Before Stop
condition
8 * tCLK -
tSCLri
8 * tCLK -
tSCLri
Symbol Figure
Description
Reference
Conditions
VCC = 5 V 10%
VCC = 3.3 V ± 10%
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com