поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STK6005 датащи(PDF) 12 Page - List of Unclassifed Manufacturers

номер детали STK6005
подробное описание детали  converting PC / Mac video images for a TFT-LCD display monitor
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers

STK6005 датащи(HTML) 12 Page - List of Unclassifed Manufacturers

Back Button STK6005 Datasheet HTML 8Page - List of Unclassifed Manufacturers STK6005 Datasheet HTML 9Page - List of Unclassifed Manufacturers STK6005 Datasheet HTML 10Page - List of Unclassifed Manufacturers STK6005 Datasheet HTML 11Page - List of Unclassifed Manufacturers STK6005 Datasheet HTML 12Page - List of Unclassifed Manufacturers STK6005 Datasheet HTML 13Page - List of Unclassifed Manufacturers STK6005 Datasheet HTML 14Page - List of Unclassifed Manufacturers STK6005 Datasheet HTML 15Page - List of Unclassifed Manufacturers STK6005 Datasheet HTML 16Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 36 page
background image
12
STK6005
5.3 YUV to RGB Space Converter
For video input (EnYUV = 1), the input YUV (YCbCr) data are converted internally into RGB format by
the following equations.
R = Y + 1.371 (Cr – 128)
G = Y - 0.698 (Cr – 128) – 0.336 (Cb – 128)
B = Y + 1.732 (Cb – 128)
5.4 De-Interlace
For interlace input, the input image is separated into even and odd fields. Due to no frame buffer
available, STK6005 employs the spatial interpolation method to calculate the missing lines from their
neighboring lines. Internal register 0x1C should be set to enable a de-interlace function.
5.5 Input Synchronous Signals Processing
STK6005 provides a composite sync separation hardware to separate V-Sync from C-Sync and re-
generate the H-Sync for the external ADC chip. STK6005 supports three combinations of input H / V
synchronous signals (before ADC) which are composite sync signal from CSync or from VGAHS port, and
separated sync signals from the VGAHS and VSync ports. An H-Sync output will be re-generated from
DCLK
PE_R/G/B
RGB0 RGB1 RGB2
RGB3 RGB4 RGB5 RGB6 RGB7
PO_R/G/B
Hi-Z / 0
PVS/PHS
PDE
Single port output mode timing diagram
DCLK
PE_R/G/B
RGB0 RGB2 RGB4 RGB6 RGB8
PO_R/G/B
RGB1 RGB3 RGB5 RGB7 RGB9
PVS/PHS
PDE
Dual port output mode timing diagram
Back to Contents Table



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com