| поискавой системы для электроныых деталей |
|
AD7779ACPZ датащи(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7779ACPZ датащи(HTML) 3 Page - Analog Devices |
|
3 / 101 page ![]() AD7779 Data Sheet Rev. A | Page 2 of 100 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Revision History ............................................................................... 4 Functional Block Diagram .............................................................. 5 Specifications..................................................................................... 6 DOUTx Timing Characterististics........................................... 10 SPI Timing Characterististics ................................................... 11 Synchronization Pins and Reset Timing Characteristics...... 12 SAR ADC Timing Characterististics ....................................... 13 GPIO SRC Update Timing Characterististics......................... 13 Absolute Maximum Ratings.......................................................... 14 Thermal Resistance .................................................................... 14 ESD Caution................................................................................ 14 Pin Configuration and Function Descriptions........................... 15 Typical Performance Characteristics ........................................... 18 Terminology .................................................................................... 31 RMS Noise and Resolution............................................................ 33 High Resolution Mode............................................................... 33 Low Power Mode........................................................................ 33 Theory of Operation ...................................................................... 34 Analog Inputs.............................................................................. 34 Transfer Function ....................................................................... 35 Core Signal Chain....................................................................... 36 Capacitive PGA........................................................................... 36 Internal Reference and Reference Buffers............................... 36 Integrated LDOs ......................................................................... 37 Clocking and Sampling.............................................................. 37 Digital Reset and Synchronization Pins .................................. 37 Digital Filtering........................................................................... 38 Shutdown Mode.......................................................................... 38 Controlling the AD7779............................................................ 39 Pin Control Mode....................................................................... 39 SPI Control.................................................................................. 41 Digital SPI Interface ................................................................... 44 Diagnostics and Monitoring ......................................................... 47 Self Diagnostics Error ................................................................ 47 Monitoring Using the AD7779 SAR ADC (SPI Control Mode)........................................................................................... 48 Σ-Δ ADC Diagnostics (SPI Control Mode)............................ 50 Σ-∆ Output Data............................................................................. 51 ADC Conversion Output—Header and Data ........................ 51 Sample Rate Converter (SRC) (SPI COntrol MOde) ............ 52 Data Output Interface................................................................ 54 Calculating the CRC Checksum .............................................. 58 Register Summary .......................................................................... 60 Register Details ............................................................................... 64 Channel 0 Configuration Register ........................................... 64 Channel 1 Configuration Register ........................................... 64 Channel 2 Configuration Register ........................................... 65 Channel 3 Configuration Register ........................................... 65 Channel 4 Configuration Register ........................................... 66 Channel 5 Configuration Register ........................................... 66 Channel 6 Configuration Register ........................................... 67 Channel 7 Configuration Register ........................................... 67 Disable Clocks to ADC Channel Register .............................. 68 Channel 0 Sync Offset Register ................................................ 68 Channel 1 Sync Offset Register ................................................ 68 Channel 2 Sync Offset Register ................................................ 69 Channel 3 Sync Offset Register ................................................ 69 Channel 4 Sync Offset Register ................................................ 69 Channel 5 Sync Offset Register ................................................ 69 Channel 6 Sync Offset Register ................................................ 70 Channel 7 Sync Offset Register ................................................ 70 General User Configuration 1 Register................................... 70 General User Configuration 2 Register................................... 71 General User Configuration 3 Register................................... 72 Data Output Format Register ................................................... 72 Main ADC Meter and Reference Mux Control Register ...... 73 Global Diagnostics Mux Register............................................. 74 GPIO Configuration Register................................................... 75 GPIO Data Register.................................................................... 75 Buffer Configuration 1 Register............................................... 75 Buffer Configuration 2 Register............................................... 76 Channel 0 Offset Upper Byte Register..................................... 76 Channel 0 Offset Middle Byte Register................................... 76 Channel 0 Offset Lower Byte Register..................................... 77 Channel 0 Gain Upper Byte Register....................................... 77 Channel 0 Gain Middle Byte Register ..................................... 77 Channel 0 Gain Lower Byte Register....................................... 77 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |