 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
WM8778EDS/R датащи(PDF) 20 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8778EDS/R датащи(HTML) 20 Page - Wolfson Microelectronics plc |
|
|
20 / 50 page  WM8778 Product Preview w PP Rev 1.7 June 2004 20 The MSB of the left channel ADC data is output on DOUT and changes on the first falling edge of ADCBCLK following a low to high ADCLRC transition and may be sampled on the rising edge of ADCBCLK. The right channel ADC data is contiguous with the left channel data (Figure 16) ADCLRC ADCBCLK DOUT Word Length (WL) 1/fs LEFT CHANNEL n 2 1 n-1 LSB MSB n 2 1 n-1 RIGHT CHANNEL NO VALID DATA 1 BCLK 1 BCLK Figure 16 DSP Early Mode Timing Diagram – ADC Data Output DSP LATE MODE In DSP late mode, the MSB of DAC left data is sampled by the WM8778 on the first DACBCLK rising edge following a DACLRC rising edge. DAC right follow DAC left data (Figure 17). DACLRC DACBCLK DIN Word Length (WL) 1/fs LEFT CHANNEL n 2 1 n-1 LSB MSB n 2 1 n-1 RIGHT CHANNEL NO VALID DATA 1 Figure 17 DSP Late Mode Timing Diagram – DAC Data Input |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
