| поискавой системы для электроныых деталей |
|
PPC34C60 датащи(PDF) 37 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
PPC34C60 датащи(HTML) 37 Page - SMSC Corporation |
|
37 / 58 page ![]() SMSC DS – PPC34C60 Page 37 Rev. 06/01/2001 ADVANCED INFORMATION ECP Mode The ECP interface requests a reverse transfer by disabling the data line drivers, then lowering Inet (HINIT). The PPC34C60 acknowledges the reverse transfer by lowering PError (HPE), and driving the data lines. When the PPC34C60 has data ready, it will lower Ack (HACK). The ECP chip will respond by raising Auto LF (HALF). The PPC34C60 then raises Ack, signaling the ECP chip to latch the data. The ECP chip then terminates the cycle by lowering Auto LF. TIMING SYMBOL PPC34C60 PIN NAME PIN NUMBER HD[0:7] HD[0:7] 5,8,13,15-18,20 nSTB nHSTB 2 nALF nHALF 3 nSEL nHSEL 14 nINIT nHINIT 11 BSY HBSY 26 nACK nHACK 24 PE HPE 28 SLCT HSLCT 30 nERR nHERR 6 FIGURE 11 - SPP ADDRESS WRITE TIMING (PARALLEL PORT SIGNALS) All timing for SCLK = 24MHz. This signaling sequence pertains to a device that has been previously selected to communicate via SPP Mode. This timing sequence is not specified in the P1284 specification; it should not violate the P1284 spec. See SPP Address Write Timing Parameters. t1 t5 t6 t2 t4 t3 HD[0:7] nSTB H nALF H nSEL H nINIT H BSY P nACK P PE P SLCT P nERR P |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |