поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

HCPL-0708 датащи(PDF) 6 Page - Agilent(Hewlett-Packard)

номер детали HCPL-0708
подробное описание детали  High Speed CMOS Optocoupler
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  HP [Agilent(Hewlett-Packard)]
домашняя страница  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

HCPL-0708 датащи(HTML) 6 Page - Agilent(Hewlett-Packard)

Back Button HCPL-0708 Datasheet HTML 2Page - Agilent(Hewlett-Packard) HCPL-0708 Datasheet HTML 3Page - Agilent(Hewlett-Packard) HCPL-0708 Datasheet HTML 4Page - Agilent(Hewlett-Packard) HCPL-0708 Datasheet HTML 5Page - Agilent(Hewlett-Packard) HCPL-0708 Datasheet HTML 6Page - Agilent(Hewlett-Packard) HCPL-0708 Datasheet HTML 7Page - Agilent(Hewlett-Packard) HCPL-0708 Datasheet HTML 8Page - Agilent(Hewlett-Packard) HCPL-0708 Datasheet HTML 9Page - Agilent(Hewlett-Packard) HCPL-0708 Datasheet HTML 10Page - Agilent(Hewlett-Packard)  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
6
Package Characteristics
All Typicals at TA = 25°C.
Parameter
Symbol
Min.
Typ.
Max.
Units
Test Conditions
Input-Output Insulation
II-O
1
µA
45% RH, t = 5 s
VI-O = 3 kV dc,
TA = 25°C
Input-Output Momentary
VISO
2500
Vrms
RH
≤ 50%, t = 1 min.,
Withstand Voltage
TA = 25°C
Input-Output Resistance
RI-O
1012
Ω
VI-O = 500 V dc
Input-Output Capacitance
CI-O
0.6
pF
f = 1 MHz, TA = 25°C
Notes:
1. tPHL propagation delay is measured from the 50% level on the risiing edge of the input pulse to the 2.5 V level of the falling edge
of the VO signal. tPLH propagation delay is measured from the 50% level on the falling edge of the input pulse to the 2.5 V level of
the rising edge of the VO signal.
2. PWD is defined as |tPHL - tPLH|.
3. tPSK is equal to the magnitude of the worst case difference in tPHL and/or tPLH that will be seen between units at any given
temperature within the recommended operating conditions.
4. CMH is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
5. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.



Html Pages

1 2 3 4 5 6 7 8 9 10


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com