| поискавой системы для электроныых деталей |
|
OV7620 датащи(PDF) 29 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
OV7620 датащи(HTML) 29 Page - List of Unclassifed Manufacturers |
|
29 / 60 page ![]() OV7620 Product Specifications - Rev. 1.2 (5/13/00) OMNIVISION TECHNOLOGIES INC. 29 Preliminary Company Confidential Register 10 - rw: Auto-Exposure-Control Register AEC<7:0> - exposure time setting; the formula is Interlaced: TEXPOSURE = TLINE x AEC(7:0); Progressive: TEXPOSURE = TLINE x AEC(7:0)x2; where TLINE = Frame Time / 525 if use 27MHz, TLINE = 63.5 uS Range is: [00] - [7F] for Interlaced; [00] - [FF] for Progressive Scan. * This register setting is only effective when operated in manual adjust mode (register 13 bit 0=0). Never- theless, this register is always accessible through the SCCB bus. If register 13 bit 0=1, this register will be updated by internal circuit according AEC algorithm, and if write special value to this register will be useless. The register value can be read out at any time and latest AEC value will be return. If register 13 bit 0=0, or register 29 bit 7=1, the register will hold last value unchanged (either input from SCCB or AEC algorithm result). * It generally takes no more than two fields for the image to reach the intended exposure after changing the setting. Register 11 - rw: Clock rate control CLK<5:0> - system clock prescaler; this register defines the chip pixel clock rate, clock rate is defined by following fulmar: (16 Bit mode) PCLK = (CLK_input / (( CLK<5:0> + 1) * 2)) (8 Bit mode) PCLK = (CLK_input / ( CLK<5:0> + 1)) SYN<7:6> - Three sync output polarity selection: SYN7 = 0, SYN6 = 0: HSYNC negative, CHSYNC negative, VSYNC positive edge; SYN7 = 0, SYN6 = 1:.HSYNC negative, CHSYNC negative, VSYNC negative; SYN7 = 1, SYN6 = 0: HSYNC positive, CHSYNC negative, VSYNC positive. SYN7 = 1, SYN6 = 1: HSYNC negative, CHSYNC positive, VSYNC positive. * The effect of the change is immediate, however, it generally takes about two fields for the image to reach the stable state Bits AEC7 AEC6 AEC5 AEC4 AEC3 AEC2 AEC1 AEC0 Interlace 0 1 1 1 1 1 1 1 Progres- sive Scan 1 1 1 1 1 1 1 1 Bits SYN7 SYN6 CLK5 CLK4 CLK3 CLK2 CLK1 CLK0 Default 0 0 0 0 0 0 0 0 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |