поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS89712 датащи(PDF) 120 Page - Cirrus Logic

номер детали CS89712
подробное описание детали  HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH 10BASE-T ETHERNET CONTROLLER
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS89712 датащи(HTML) 120 Page - Cirrus Logic

Back Button CS89712 Datasheet HTML 116Page - Cirrus Logic CS89712 Datasheet HTML 117Page - Cirrus Logic CS89712 Datasheet HTML 118Page - Cirrus Logic CS89712 Datasheet HTML 119Page - Cirrus Logic CS89712 Datasheet HTML 120Page - Cirrus Logic CS89712 Datasheet HTML 121Page - Cirrus Logic CS89712 Datasheet HTML 122Page - Cirrus Logic CS89712 Datasheet HTML 123Page - Cirrus Logic CS89712 Datasheet HTML 124Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 170 page
background image
CS89712
120
DS502PP2
3.18.5
Transmit Configuration Register (TxCFG, address offset 106h)
Each bit in TxCFG is an interrupt enable. When set, the interrupt is enabled as described below. When clear, there
is no interrupt.
After reset, if no EEPROM is found by the CS89712, then the register has the following initial state. If an EEPROM
is found, then the register’s initial value may be set by the EEPROM. See Section 2.24,
“Programming the EE-
PROM”.
Reset value is: 0000 0000 0000 0111
Note:
Bit 8 (TxOKiE) and Bit B (AnycolliE) are interrupts for normal transmit operation. Bits 6, 7, 9, A, and Fare
interrupts for abnormal transmit operation.
7:6
5:0
F:C
B
A
9
8
RSVD
000111
16colliE
AnycolliE
JabberiE
Out-of-window
TxOKiE
Bit
Description
5:0
000111: These bits provide an internal address used by the CS89712 to identify this as register
7, the Transmit Configuration Register.
8
TxOKiE: When set, an interrupt is generated if a packet is completely transmitted.
9
Out-of-windowiE: When set, an interrupt is generated if a late collision occurs (a late collision
is a collision which occurs after the first 512 bit times). When this occurs, the CS89712 forces a
bad CRC and terminates the transmission.
A
JabberiE: When set, an interrupt is generated if a transmission is longer than approximately 26
ms.
B
AnycolliE: When set, if one or more collisions occur during the transmission of a packet, an
interrupt occurs at the end of the transmission
F:C
16colliE: If the CS89712 encounters 16 normal collisions while attempting to transmit a partic-
ular packet, the CS89712 stops attempting to transmit that packet. When this bit is set, there is
an interrupt upon detecting the 16th collision.
7:6
RSVD: Reserved. must be a “0” when writing to this register.
Table 70. Transmit Configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com