| поискавой системы для электроныых деталей |
|
EMC2101-R-ACZL-TR датащи(PDF) 51 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
EMC2101-R-ACZL-TR датащи(HTML) 51 Page - SMSC Corporation |
|
51 / 57 page ![]() SMBus Fan Control with 1°C Accurate Temperature Monitoring Datasheet SMSC EMC2101 51 Revision 2.54 (06-16-09) DATASHEET Appendix A Advanced PWM Options The PWM Frequency Register determines the number of clocks (set by the CLK_SEL bit or the PWM_D register settings) represent 1/2 of the period of the final PWM output waveform. Therefore, as the PWM Frequency Register is updated, the PWM frequency is likewise updated. However, it also directly affects the PWM Resolution and PWM duty cycle. The PWM frequency is set according to Equation [8] or Equation [9] below or, if the PWM Divide Register is used, Equation [5] (see Section 6.20, "PWM Frequency Divide Register," on page 44). The PWM Frequency Register does not affect the Fan Setting (either the Fan Setting Register or the Fan Setting entries in the Fan Control Look-up Table Registers). The Fan Setting Register determines the number of clocks that the PWM output is high for is always based on 64 time steps for a PWM cycle. As the PWM Frequency Register changes (or the Fan Setting changes) the effective duty cycle will vary according to Equation [6] and the PWM resolution will vary according to Equation [7]. This is a result of the “on” time determined by Fan Setting changing with respect to the overall PWM period determined by the PWM Frequency Register. APPLICATION NOTE: If the Fan Setting is set at a value that is higher than 2x the PWM Frequency Register settings, the PWM output will be at 100% duty cycle. Table A.1 shows the effective resolution, duty cycle, and frequency as the PWM Frequency Register setting is changed. Where: PWM_F is the setting of the PWM Frequency Register (4Dh) [6] Where: PWM_F is the setting of the PWM Frequency Register (4Dh) [7] Where: PWM_F is the setting of the PWM Frequency register (4Dh) PWM_D is the setting of the PWM Frequency Divide Register (4Eh) [8] CLK_SEL = ‘0’ CLK_SEL = ‘1’ [9] EFFECTIVE _DUTY_CYCLE FAN _SETTING PWM _F 2 × -------------------------------------------- ⎝⎠ ⎛⎞ 100% × = EFFECTIVE _RESOLUTION 100% PWM _F 2 × -------------------------------- = PWM _FREQUENCY 360k 2xPWM_F ----------------------------- = PWM _FREQUENCY 1.4k 2xPWM_F ----------------------------- = |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |