 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
QL8050 датащи(PDF) 15 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
QL8050 датащи(HTML) 15 Page - List of Unclassifed Manufacturers |
|
|
15 / 49 page  4XLFN/RJLF &RUSRUDWLRQ ZZZTXLFNORJLFFRP (FOLSVH,,)DPLO\ 'DWD 6KHHW 5HY % Preliminary 'HGLFDWHG&ORFN There is one dedicated clock in the two larger devices of the Eclipse-II Family (QL8325 and QL8250). This clock connects to the clock input of the LogicCell and I/O registers, and RAM blocks through a hardwired connection and is multiplexed with the programmable clock input. The dedicated clock provides a fast global network with low skew. Users have the ability to select either the dedicated clock or the programmable clock ( )LJXUH ). )LJXUH 'HGLFDWHG &ORFN &LUFXLWU\ZLWKLQ/RJLF &HOO NOTE: )RU PRUH LQIRUPDWLRQ RQ WKH FORFNLQJ FDSDELOLWLHV RI (FOLSVH,, )3*$V SOHDVH VHH WKH 4XLFN/RJLF$SSOLFDWLRQ 1RWH ,2&RQWURODQG/RFDO+L'ULYHV Each bank of I/Os has two input-only pins that can be programmed to drive the RST, CLK, and EN inputs of I/Os in that bank. These input-only pins also serve as high drive inputs to a quadrant. These buffers can be driven by the internal logic both as an I/O control or high drive. The performance of these drives is presented in 7DEOH . 3URJUDPPDEOH/RJLF5RXWLQJ Eclipse-II devices are delivered with six types of routing resources as follows: short (sometimes called segmented) wires, dual wires, quad wires, express wires, distributed networks, and default wires. Short wires span the length of one logic cell, always in the vertical direction. Dual wires run horizontally and span the length of two logic cells. Short and dual wires are predominantly used for local connections. Default wires supply VCC and GND (Logic ‘1’ and Logic ‘0’) to each column of logic cells. Quad wires have passive link interconnect elements every fourth logic cell. As a result, these wires are typically used to implement intermediate length or medium fan-out nets. 7DEOH ,2 &RQWURO 1HWZRUN/RFDO +LJK'ULYH 'HVWLQDWLRQ 77 & 9 )URP 3DG )URP $UUD\ I/O (far) 1.00 ns 1.14 ns I/O (near) 0.63 ns 0.78 ns Skew 0.37 ns 0.36 ns Programmable Clock or General Routing Dedicated Clock CLK |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
