поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS5394 датащи(PDF) 10 Page - Cirrus Logic

номер детали CS5394
подробное описание детали  117 DB 48KHZ AUDIO A/D CONVERTER
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5394 датащи(HTML) 10 Page - Cirrus Logic

Back Button CS5394 Datasheet HTML 6Page - Cirrus Logic CS5394 Datasheet HTML 7Page - Cirrus Logic CS5394 Datasheet HTML 8Page - Cirrus Logic CS5394 Datasheet HTML 9Page - Cirrus Logic CS5394 Datasheet HTML 10Page - Cirrus Logic CS5394 Datasheet HTML 11Page - Cirrus Logic CS5394 Datasheet HTML 12Page - Cirrus Logic CS5394 Datasheet HTML 13Page - Cirrus Logic CS5394 Datasheet HTML 14Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 22 page
background image
CS5394
10
DS258PP4
Left / Right Clock
The Left/Right clock, LRCK, determines which
channel, left or right, is to be output on SDATA. In
Master Mode, LRCK is an output whose frequency
is equal to Fs. In Slave Mode, LRCK is an input
whose frequency must be equal to Fs and synchro-
nous to MCLKA/D.
Master Mode
In Master mode, SCLK and LRCK are outputs
which are internally derived from the master clock.
Internal dividers will divide MCLKA/D by 4 to
generate a SCLK which is 64
× Fs and by 256 to
generate a LRCK which is equal to Fs. The CS5394
is placed in the Master mode with the slave/master
pin, S/M, low.
Slave Mode
LRCK and SCLK become inputs in slave mode.
LRCK must be externally derived from MCLKA/D
and be equal to Fs. It is recommended that SCLK
be equal to 64
×. Other frequencies between 48×
and 128
× Fs are possible but may degrade system
performance due to interference effects. The mas-
ter clock frequency must be 256
× Fs. The CS5394
is placed in the Slave mode with the slave/master
pin, S/M, high.
Analog Connections
Figure 1 shows the analog input connections. The
analog inputs are presented differentially to the
modulators via the AINR+/- and AINL+/- pins.
Each analog input will accept a maximum of
2.0 Vpp. The + and - input signals are 180° out of
phase resulting in a differential input voltage of
4.0 Vpp. Figure 4 shows the input signal levels for
SDATA
23 22
7
6
23 22
SCLK
LRCK
23 22
MASTER
24-Bit Left Justified Data
Data Valid on Rising Edge of 64x SCLK
MCLK equal to 256x Fs
54
32
10
8
76
54
32
10
8
9
9
SLAVE
24-Bit Left Justified Data
Data Valid on Rising Edge of SCLK
MCLK equal to 256x Fs
Left Channel
Right Channel
Figure 2. Serial Data Format, DFS Low
SDATA
23 22
8
7
23 22
SCLK
LRCK
23 22
65
43
21
0
87
65
43
21
0
SLAVE
I S 24-Bit Data
Data Valid on Rising Edge of SCLK
MCLK equal to 256x Fs
2
MASTER
I S 24-Bit Data
Data Valid on Rising Edge of 64x SCLK
MCLK equal to 256x Fs
2
9
9
Left Channel
Right Channel
Figure 3. Serial Data Format, DFS High (I2S compatible)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com