PCF8833USLASH2DA datasheet(76/112 Pages) PHILIPS

76 / 112 page

2003 Feb 14

Philips Semiconductors

Objective speciﬁcation

STN RGB - 132

× 132 × 3 driver

PCF8833

Notes

1. VDD2 and VDD3 always have to be higher than or equal to VDD1.

2. The maximum possible VLCD voltage that may be generated is dependent on supply voltage VDD2, temperature and

(display) load.

3. Valid for values of temperature, VPR and TC used at the calibration and with temperature calibration disabled.

4. Power-save mode.

5. Conditions are: VDD1 = 2.75 V, VDD2 = 2.75 V, VLCD2 = 13.9 V, voltage multiplier 1 at 5 × VDD2, inputs at VDD1 or

VSS1, interface inactive, internal VLCD generation, VLCD2 output is loaded by 400 µA and VLCD1 output is loaded by

µA and Tamb =25 °C.

6. During power-down all static currents are switched off.

7. VDD1 = 1.8 V and interface cycle time Tcyc = 333 ns.

Column and row outputs

Ro(col)

column output resistance

C0 to C395

VLCD2 =10V

−−

Ω

Ro(row)

row output resistance R0 to R131 VLCD2 =10V

−−

Ω

Vbias(col)

bias tolerance C0 to C395

−100

100

Vbias(row)

bias tolerance R0 to R131

−100

100

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

handbook, halfpage

(1)

(2)

(3)

(4)

fcyc (MHz)

MGU965

IDD1, IDD3

(mA)

Fig.49 Dynamic current consumption IDD1, IDD3 for different VDD1 supplies when writing data from interface to

display RAM at ambient temperature.

(1) VDD1 = 1.5 V

(2) VDD1 = 1.8 V

(3) VDD1 = 2.5 V

(4) VDD1 = 3.3 V

PCF8833U/2DA датащи(PDF) 76 Page - NXP Semiconductors

PCF8833U/2DA датащи(HTML) 76 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL